1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98
#[doc = "Reader of register DCR"] pub type R = crate::R<u32, super::DCR>; #[doc = "Writer for register DCR"] pub type W = crate::W<u32, super::DCR>; #[doc = "Register DCR `reset()`'s with value 0"] impl crate::ResetValue for super::DCR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `FSIZE`"] pub type FSIZE_R = crate::R<u8, u8>; #[doc = "Write proxy for field `FSIZE`"] pub struct FSIZE_W<'a> { w: &'a mut W, } impl<'a> FSIZE_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x1f << 16)) | (((value as u32) & 0x1f) << 16); self.w } } #[doc = "Reader of field `CSHT`"] pub type CSHT_R = crate::R<u8, u8>; #[doc = "Write proxy for field `CSHT`"] pub struct CSHT_W<'a> { w: &'a mut W, } impl<'a> CSHT_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x07 << 8)) | (((value as u32) & 0x07) << 8); self.w } } #[doc = "Reader of field `CKMODE`"] pub type CKMODE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CKMODE`"] pub struct CKMODE_W<'a> { w: &'a mut W, } impl<'a> CKMODE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } impl R { #[doc = "Bits 16:20 - FLASH memory size"] #[inline(always)] pub fn fsize(&self) -> FSIZE_R { FSIZE_R::new(((self.bits >> 16) & 0x1f) as u8) } #[doc = "Bits 8:10 - Chip select high time"] #[inline(always)] pub fn csht(&self) -> CSHT_R { CSHT_R::new(((self.bits >> 8) & 0x07) as u8) } #[doc = "Bit 0 - Mode 0 / mode 3"] #[inline(always)] pub fn ckmode(&self) -> CKMODE_R { CKMODE_R::new((self.bits & 0x01) != 0) } } impl W { #[doc = "Bits 16:20 - FLASH memory size"] #[inline(always)] pub fn fsize(&mut self) -> FSIZE_W { FSIZE_W { w: self } } #[doc = "Bits 8:10 - Chip select high time"] #[inline(always)] pub fn csht(&mut self) -> CSHT_W { CSHT_W { w: self } } #[doc = "Bit 0 - Mode 0 / mode 3"] #[inline(always)] pub fn ckmode(&mut self) -> CKMODE_W { CKMODE_W { w: self } } }