1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
#[doc = r"Register block"] #[repr(C)] pub struct RegisterBlock { #[doc = "0x00 - OTG_FS power and clock gating control register"] pub pcgcctl: PCGCCTL, } #[doc = "OTG_FS power and clock gating control register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [pcgcctl](pcgcctl) module"] pub type PCGCCTL = crate::Reg<u32, _PCGCCTL>; #[allow(missing_docs)] #[doc(hidden)] pub struct _PCGCCTL; #[doc = "`read()` method returns [pcgcctl::R](pcgcctl::R) reader structure"] impl crate::Readable for PCGCCTL {} #[doc = "`write(|w| ..)` method takes [pcgcctl::W](pcgcctl::W) writer structure"] impl crate::Writable for PCGCCTL {} #[doc = "OTG_FS power and clock gating control register"] pub mod pcgcctl;