1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125
#[doc = "Reader of register OAR2"] pub type R = crate::R<u32, super::OAR2>; #[doc = "Writer for register OAR2"] pub type W = crate::W<u32, super::OAR2>; #[doc = "Register OAR2 `reset()`'s with value 0"] impl crate::ResetValue for super::OAR2 { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `ADD2`"] pub type ADD2_R = crate::R<u8, u8>; #[doc = "Write proxy for field `ADD2`"] pub struct ADD2_W<'a> { w: &'a mut W, } impl<'a> ADD2_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x7f << 1)) | (((value as u32) & 0x7f) << 1); self.w } } #[doc = "Dual addressing mode enable\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum ENDUAL_A { #[doc = "0: Single addressing mode"] SINGLE = 0, #[doc = "1: Dual addressing mode"] DUAL = 1, } impl From<ENDUAL_A> for bool { #[inline(always)] fn from(variant: ENDUAL_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `ENDUAL`"] pub type ENDUAL_R = crate::R<bool, ENDUAL_A>; impl ENDUAL_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> ENDUAL_A { match self.bits { false => ENDUAL_A::SINGLE, true => ENDUAL_A::DUAL, } } #[doc = "Checks if the value of the field is `SINGLE`"] #[inline(always)] pub fn is_single(&self) -> bool { *self == ENDUAL_A::SINGLE } #[doc = "Checks if the value of the field is `DUAL`"] #[inline(always)] pub fn is_dual(&self) -> bool { *self == ENDUAL_A::DUAL } } #[doc = "Write proxy for field `ENDUAL`"] pub struct ENDUAL_W<'a> { w: &'a mut W, } impl<'a> ENDUAL_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: ENDUAL_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Single addressing mode"] #[inline(always)] pub fn single(self) -> &'a mut W { self.variant(ENDUAL_A::SINGLE) } #[doc = "Dual addressing mode"] #[inline(always)] pub fn dual(self) -> &'a mut W { self.variant(ENDUAL_A::DUAL) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } impl R { #[doc = "Bits 1:7 - Interface address"] #[inline(always)] pub fn add2(&self) -> ADD2_R { ADD2_R::new(((self.bits >> 1) & 0x7f) as u8) } #[doc = "Bit 0 - Dual addressing mode enable"] #[inline(always)] pub fn endual(&self) -> ENDUAL_R { ENDUAL_R::new((self.bits & 0x01) != 0) } } impl W { #[doc = "Bits 1:7 - Interface address"] #[inline(always)] pub fn add2(&mut self) -> ADD2_W { ADD2_W { w: self } } #[doc = "Bit 0 - Dual addressing mode enable"] #[inline(always)] pub fn endual(&mut self) -> ENDUAL_W { ENDUAL_W { w: self } } }