1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524
#[doc = "Reader of register APB2RSTR"] pub type R = crate::R<u32, super::APB2RSTR>; #[doc = "Writer for register APB2RSTR"] pub type W = crate::W<u32, super::APB2RSTR>; #[doc = "Register APB2RSTR `reset()`'s with value 0"] impl crate::ResetValue for super::APB2RSTR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "SYSCFG and COMP reset\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum SYSCFGRST_A { #[doc = "1: Reset the selected module"] RESET, } impl From<SYSCFGRST_A> for bool { #[inline(always)] fn from(variant: SYSCFGRST_A) -> Self { match variant { SYSCFGRST_A::RESET => true, } } } #[doc = "Reader of field `SYSCFGRST`"] pub type SYSCFGRST_R = crate::R<bool, SYSCFGRST_A>; impl SYSCFGRST_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<bool, SYSCFGRST_A> { use crate::Variant::*; match self.bits { true => Val(SYSCFGRST_A::RESET), i => Res(i), } } #[doc = "Checks if the value of the field is `RESET`"] #[inline(always)] pub fn is_reset(&self) -> bool { *self == SYSCFGRST_A::RESET } } #[doc = "Write proxy for field `SYSCFGRST`"] pub struct SYSCFGRST_W<'a> { w: &'a mut W, } impl<'a> SYSCFGRST_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: SYSCFGRST_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Reset the selected module"] #[inline(always)] pub fn reset(self) -> &'a mut W { self.variant(SYSCFGRST_A::RESET) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "TIM1 timer reset"] pub type TIM1RST_A = SYSCFGRST_A; #[doc = "Reader of field `TIM1RST`"] pub type TIM1RST_R = crate::R<bool, SYSCFGRST_A>; #[doc = "Write proxy for field `TIM1RST`"] pub struct TIM1RST_W<'a> { w: &'a mut W, } impl<'a> TIM1RST_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: TIM1RST_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Reset the selected module"] #[inline(always)] pub fn reset(self) -> &'a mut W { self.variant(SYSCFGRST_A::RESET) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 11)) | (((value as u32) & 0x01) << 11); self.w } } #[doc = "SPI 1 reset"] pub type SPI1RST_A = SYSCFGRST_A; #[doc = "Reader of field `SPI1RST`"] pub type SPI1RST_R = crate::R<bool, SYSCFGRST_A>; #[doc = "Write proxy for field `SPI1RST`"] pub struct SPI1RST_W<'a> { w: &'a mut W, } impl<'a> SPI1RST_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: SPI1RST_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Reset the selected module"] #[inline(always)] pub fn reset(self) -> &'a mut W { self.variant(SYSCFGRST_A::RESET) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 12)) | (((value as u32) & 0x01) << 12); self.w } } #[doc = "TIM8 timer reset"] pub type TIM8RST_A = SYSCFGRST_A; #[doc = "Reader of field `TIM8RST`"] pub type TIM8RST_R = crate::R<bool, SYSCFGRST_A>; #[doc = "Write proxy for field `TIM8RST`"] pub struct TIM8RST_W<'a> { w: &'a mut W, } impl<'a> TIM8RST_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: TIM8RST_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Reset the selected module"] #[inline(always)] pub fn reset(self) -> &'a mut W { self.variant(SYSCFGRST_A::RESET) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 13)) | (((value as u32) & 0x01) << 13); self.w } } #[doc = "USART1 reset"] pub type USART1RST_A = SYSCFGRST_A; #[doc = "Reader of field `USART1RST`"] pub type USART1RST_R = crate::R<bool, SYSCFGRST_A>; #[doc = "Write proxy for field `USART1RST`"] pub struct USART1RST_W<'a> { w: &'a mut W, } impl<'a> USART1RST_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: USART1RST_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Reset the selected module"] #[inline(always)] pub fn reset(self) -> &'a mut W { self.variant(SYSCFGRST_A::RESET) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 14)) | (((value as u32) & 0x01) << 14); self.w } } #[doc = "TIM15 timer reset"] pub type TIM15RST_A = SYSCFGRST_A; #[doc = "Reader of field `TIM15RST`"] pub type TIM15RST_R = crate::R<bool, SYSCFGRST_A>; #[doc = "Write proxy for field `TIM15RST`"] pub struct TIM15RST_W<'a> { w: &'a mut W, } impl<'a> TIM15RST_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: TIM15RST_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Reset the selected module"] #[inline(always)] pub fn reset(self) -> &'a mut W { self.variant(SYSCFGRST_A::RESET) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 16)) | (((value as u32) & 0x01) << 16); self.w } } #[doc = "TIM16 timer reset"] pub type TIM16RST_A = SYSCFGRST_A; #[doc = "Reader of field `TIM16RST`"] pub type TIM16RST_R = crate::R<bool, SYSCFGRST_A>; #[doc = "Write proxy for field `TIM16RST`"] pub struct TIM16RST_W<'a> { w: &'a mut W, } impl<'a> TIM16RST_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: TIM16RST_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Reset the selected module"] #[inline(always)] pub fn reset(self) -> &'a mut W { self.variant(SYSCFGRST_A::RESET) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 17)) | (((value as u32) & 0x01) << 17); self.w } } #[doc = "TIM17 timer reset"] pub type TIM17RST_A = SYSCFGRST_A; #[doc = "Reader of field `TIM17RST`"] pub type TIM17RST_R = crate::R<bool, SYSCFGRST_A>; #[doc = "Write proxy for field `TIM17RST`"] pub struct TIM17RST_W<'a> { w: &'a mut W, } impl<'a> TIM17RST_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: TIM17RST_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Reset the selected module"] #[inline(always)] pub fn reset(self) -> &'a mut W { self.variant(SYSCFGRST_A::RESET) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 18)) | (((value as u32) & 0x01) << 18); self.w } } #[doc = "SPI4 reset"] pub type SPI4RST_A = SYSCFGRST_A; #[doc = "Reader of field `SPI4RST`"] pub type SPI4RST_R = crate::R<bool, SYSCFGRST_A>; #[doc = "Write proxy for field `SPI4RST`"] pub struct SPI4RST_W<'a> { w: &'a mut W, } impl<'a> SPI4RST_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: SPI4RST_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Reset the selected module"] #[inline(always)] pub fn reset(self) -> &'a mut W { self.variant(SYSCFGRST_A::RESET) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 15)) | (((value as u32) & 0x01) << 15); self.w } } #[doc = "TIM20 timer reset"] pub type TIM20RST_A = SYSCFGRST_A; #[doc = "Reader of field `TIM20RST`"] pub type TIM20RST_R = crate::R<bool, SYSCFGRST_A>; #[doc = "Write proxy for field `TIM20RST`"] pub struct TIM20RST_W<'a> { w: &'a mut W, } impl<'a> TIM20RST_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: TIM20RST_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Reset the selected module"] #[inline(always)] pub fn reset(self) -> &'a mut W { self.variant(SYSCFGRST_A::RESET) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 20)) | (((value as u32) & 0x01) << 20); self.w } } impl R { #[doc = "Bit 0 - SYSCFG and COMP reset"] #[inline(always)] pub fn syscfgrst(&self) -> SYSCFGRST_R { SYSCFGRST_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 11 - TIM1 timer reset"] #[inline(always)] pub fn tim1rst(&self) -> TIM1RST_R { TIM1RST_R::new(((self.bits >> 11) & 0x01) != 0) } #[doc = "Bit 12 - SPI 1 reset"] #[inline(always)] pub fn spi1rst(&self) -> SPI1RST_R { SPI1RST_R::new(((self.bits >> 12) & 0x01) != 0) } #[doc = "Bit 13 - TIM8 timer reset"] #[inline(always)] pub fn tim8rst(&self) -> TIM8RST_R { TIM8RST_R::new(((self.bits >> 13) & 0x01) != 0) } #[doc = "Bit 14 - USART1 reset"] #[inline(always)] pub fn usart1rst(&self) -> USART1RST_R { USART1RST_R::new(((self.bits >> 14) & 0x01) != 0) } #[doc = "Bit 16 - TIM15 timer reset"] #[inline(always)] pub fn tim15rst(&self) -> TIM15RST_R { TIM15RST_R::new(((self.bits >> 16) & 0x01) != 0) } #[doc = "Bit 17 - TIM16 timer reset"] #[inline(always)] pub fn tim16rst(&self) -> TIM16RST_R { TIM16RST_R::new(((self.bits >> 17) & 0x01) != 0) } #[doc = "Bit 18 - TIM17 timer reset"] #[inline(always)] pub fn tim17rst(&self) -> TIM17RST_R { TIM17RST_R::new(((self.bits >> 18) & 0x01) != 0) } #[doc = "Bit 15 - SPI4 reset"] #[inline(always)] pub fn spi4rst(&self) -> SPI4RST_R { SPI4RST_R::new(((self.bits >> 15) & 0x01) != 0) } #[doc = "Bit 20 - TIM20 timer reset"] #[inline(always)] pub fn tim20rst(&self) -> TIM20RST_R { TIM20RST_R::new(((self.bits >> 20) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - SYSCFG and COMP reset"] #[inline(always)] pub fn syscfgrst(&mut self) -> SYSCFGRST_W { SYSCFGRST_W { w: self } } #[doc = "Bit 11 - TIM1 timer reset"] #[inline(always)] pub fn tim1rst(&mut self) -> TIM1RST_W { TIM1RST_W { w: self } } #[doc = "Bit 12 - SPI 1 reset"] #[inline(always)] pub fn spi1rst(&mut self) -> SPI1RST_W { SPI1RST_W { w: self } } #[doc = "Bit 13 - TIM8 timer reset"] #[inline(always)] pub fn tim8rst(&mut self) -> TIM8RST_W { TIM8RST_W { w: self } } #[doc = "Bit 14 - USART1 reset"] #[inline(always)] pub fn usart1rst(&mut self) -> USART1RST_W { USART1RST_W { w: self } } #[doc = "Bit 16 - TIM15 timer reset"] #[inline(always)] pub fn tim15rst(&mut self) -> TIM15RST_W { TIM15RST_W { w: self } } #[doc = "Bit 17 - TIM16 timer reset"] #[inline(always)] pub fn tim16rst(&mut self) -> TIM16RST_W { TIM16RST_W { w: self } } #[doc = "Bit 18 - TIM17 timer reset"] #[inline(always)] pub fn tim17rst(&mut self) -> TIM17RST_W { TIM17RST_W { w: self } } #[doc = "Bit 15 - SPI4 reset"] #[inline(always)] pub fn spi4rst(&mut self) -> SPI4RST_W { SPI4RST_W { w: self } } #[doc = "Bit 20 - TIM20 timer reset"] #[inline(always)] pub fn tim20rst(&mut self) -> TIM20RST_W { TIM20RST_W { w: self } } }