1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71
#[doc = r"Value read from the register"] pub struct R { bits: u32, } impl super::RDTR { #[doc = r"Reads the contents of the register"] #[inline(always)] pub fn read(&self) -> R { R { bits: self.register.get(), } } } #[doc = r"Value of the field"] pub struct TIMER { bits: u16, } impl TIMER { #[doc = r"Value of the field as raw bits"] #[inline(always)] pub fn bits(&self) -> u16 { self.bits } } #[doc = r"Value of the field"] pub struct FMIR { bits: u8, } impl FMIR { #[doc = r"Value of the field as raw bits"] #[inline(always)] pub fn bits(&self) -> u8 { self.bits } } #[doc = r"Value of the field"] pub struct DLCR { bits: u8, } impl DLCR { #[doc = r"Value of the field as raw bits"] #[inline(always)] pub fn bits(&self) -> u8 { self.bits } } impl R { #[doc = r"Value of the register as raw bits"] #[inline(always)] pub fn bits(&self) -> u32 { self.bits } #[doc = "Bits 16:31 - TIME"] #[inline(always)] pub fn time(&self) -> TIMER { let bits = ((self.bits >> 16) & 0xffff) as u16; TIMER { bits } } #[doc = "Bits 8:15 - FMI"] #[inline(always)] pub fn fmi(&self) -> FMIR { let bits = ((self.bits >> 8) & 0xff) as u8; FMIR { bits } } #[doc = "Bits 0:3 - DLC"] #[inline(always)] pub fn dlc(&self) -> DLCR { let bits = ((self.bits >> 0) & 0x0f) as u8; DLCR { bits } } }