1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448
#[doc = "Reader of register CFGR2"] pub type R = crate::R<u32, super::CFGR2>; #[doc = "Writer for register CFGR2"] pub type W = crate::W<u32, super::CFGR2>; #[doc = "Register CFGR2 `reset()`'s with value 0"] impl crate::ResetValue for super::CFGR2 { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Cortex-M0 LOCKUP bit enable bit\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum LOCKUP_LOCK_A { #[doc = "0: Cortex-M4F LOCKUP output disconnected from TIM1/15/16/17 Break input"] DISCONNECTED = 0, #[doc = "1: Cortex-M4F LOCKUP output connected to TIM1/15/16/17 Break input"] CONNECTED = 1, } impl From<LOCKUP_LOCK_A> for bool { #[inline(always)] fn from(variant: LOCKUP_LOCK_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `LOCKUP_LOCK`"] pub type LOCKUP_LOCK_R = crate::R<bool, LOCKUP_LOCK_A>; impl LOCKUP_LOCK_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> LOCKUP_LOCK_A { match self.bits { false => LOCKUP_LOCK_A::DISCONNECTED, true => LOCKUP_LOCK_A::CONNECTED, } } #[doc = "Checks if the value of the field is `DISCONNECTED`"] #[inline(always)] pub fn is_disconnected(&self) -> bool { *self == LOCKUP_LOCK_A::DISCONNECTED } #[doc = "Checks if the value of the field is `CONNECTED`"] #[inline(always)] pub fn is_connected(&self) -> bool { *self == LOCKUP_LOCK_A::CONNECTED } } #[doc = "Write proxy for field `LOCKUP_LOCK`"] pub struct LOCKUP_LOCK_W<'a> { w: &'a mut W, } impl<'a> LOCKUP_LOCK_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: LOCKUP_LOCK_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Cortex-M4F LOCKUP output disconnected from TIM1/15/16/17 Break input"] #[inline(always)] pub fn disconnected(self) -> &'a mut W { self.variant(LOCKUP_LOCK_A::DISCONNECTED) } #[doc = "Cortex-M4F LOCKUP output connected to TIM1/15/16/17 Break input"] #[inline(always)] pub fn connected(self) -> &'a mut W { self.variant(LOCKUP_LOCK_A::CONNECTED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "SRAM parity lock bit\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum SRAM_PARITY_LOCK_A { #[doc = "0: SRAM parity error disconnected from TIM1/15/16/17 Break input"] DISCONNECTED = 0, #[doc = "1: SRAM parity error connected to TIM1/15/16/17 Break input"] CONNECTED = 1, } impl From<SRAM_PARITY_LOCK_A> for bool { #[inline(always)] fn from(variant: SRAM_PARITY_LOCK_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `SRAM_PARITY_LOCK`"] pub type SRAM_PARITY_LOCK_R = crate::R<bool, SRAM_PARITY_LOCK_A>; impl SRAM_PARITY_LOCK_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> SRAM_PARITY_LOCK_A { match self.bits { false => SRAM_PARITY_LOCK_A::DISCONNECTED, true => SRAM_PARITY_LOCK_A::CONNECTED, } } #[doc = "Checks if the value of the field is `DISCONNECTED`"] #[inline(always)] pub fn is_disconnected(&self) -> bool { *self == SRAM_PARITY_LOCK_A::DISCONNECTED } #[doc = "Checks if the value of the field is `CONNECTED`"] #[inline(always)] pub fn is_connected(&self) -> bool { *self == SRAM_PARITY_LOCK_A::CONNECTED } } #[doc = "Write proxy for field `SRAM_PARITY_LOCK`"] pub struct SRAM_PARITY_LOCK_W<'a> { w: &'a mut W, } impl<'a> SRAM_PARITY_LOCK_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: SRAM_PARITY_LOCK_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "SRAM parity error disconnected from TIM1/15/16/17 Break input"] #[inline(always)] pub fn disconnected(self) -> &'a mut W { self.variant(SRAM_PARITY_LOCK_A::DISCONNECTED) } #[doc = "SRAM parity error connected to TIM1/15/16/17 Break input"] #[inline(always)] pub fn connected(self) -> &'a mut W { self.variant(SRAM_PARITY_LOCK_A::CONNECTED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "PVD lock enable bit\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum PVD_LOCK_A { #[doc = "0: PVD interrupt disconnected from TIM15/16/17 Break input"] DISCONNECTED = 0, #[doc = "1: PVD interrupt connected to TIM15/16/17 Break input"] CONNECTED = 1, } impl From<PVD_LOCK_A> for bool { #[inline(always)] fn from(variant: PVD_LOCK_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `PVD_LOCK`"] pub type PVD_LOCK_R = crate::R<bool, PVD_LOCK_A>; impl PVD_LOCK_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> PVD_LOCK_A { match self.bits { false => PVD_LOCK_A::DISCONNECTED, true => PVD_LOCK_A::CONNECTED, } } #[doc = "Checks if the value of the field is `DISCONNECTED`"] #[inline(always)] pub fn is_disconnected(&self) -> bool { *self == PVD_LOCK_A::DISCONNECTED } #[doc = "Checks if the value of the field is `CONNECTED`"] #[inline(always)] pub fn is_connected(&self) -> bool { *self == PVD_LOCK_A::CONNECTED } } #[doc = "Write proxy for field `PVD_LOCK`"] pub struct PVD_LOCK_W<'a> { w: &'a mut W, } impl<'a> PVD_LOCK_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: PVD_LOCK_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "PVD interrupt disconnected from TIM15/16/17 Break input"] #[inline(always)] pub fn disconnected(self) -> &'a mut W { self.variant(PVD_LOCK_A::DISCONNECTED) } #[doc = "PVD interrupt connected to TIM15/16/17 Break input"] #[inline(always)] pub fn connected(self) -> &'a mut W { self.variant(PVD_LOCK_A::CONNECTED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "Bypass address bit 29 in parity calculation\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum BYP_ADDR_PAR_A { #[doc = "0: The ramload operation is performed taking into consideration bit 29 of the address when the parity is calculated"] NOBYPASS = 0, #[doc = "1: The ramload operation is performed without taking into consideration bit 29 of the address when the parity is calculated"] BYPASS = 1, } impl From<BYP_ADDR_PAR_A> for bool { #[inline(always)] fn from(variant: BYP_ADDR_PAR_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `BYP_ADDR_PAR`"] pub type BYP_ADDR_PAR_R = crate::R<bool, BYP_ADDR_PAR_A>; impl BYP_ADDR_PAR_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> BYP_ADDR_PAR_A { match self.bits { false => BYP_ADDR_PAR_A::NOBYPASS, true => BYP_ADDR_PAR_A::BYPASS, } } #[doc = "Checks if the value of the field is `NOBYPASS`"] #[inline(always)] pub fn is_no_bypass(&self) -> bool { *self == BYP_ADDR_PAR_A::NOBYPASS } #[doc = "Checks if the value of the field is `BYPASS`"] #[inline(always)] pub fn is_bypass(&self) -> bool { *self == BYP_ADDR_PAR_A::BYPASS } } #[doc = "Write proxy for field `BYP_ADDR_PAR`"] pub struct BYP_ADDR_PAR_W<'a> { w: &'a mut W, } impl<'a> BYP_ADDR_PAR_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: BYP_ADDR_PAR_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The ramload operation is performed taking into consideration bit 29 of the address when the parity is calculated"] #[inline(always)] pub fn no_bypass(self) -> &'a mut W { self.variant(BYP_ADDR_PAR_A::NOBYPASS) } #[doc = "The ramload operation is performed without taking into consideration bit 29 of the address when the parity is calculated"] #[inline(always)] pub fn bypass(self) -> &'a mut W { self.variant(BYP_ADDR_PAR_A::BYPASS) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 4)) | (((value as u32) & 0x01) << 4); self.w } } #[doc = "SRAM parity flag\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum SRAM_PEF_A { #[doc = "0: No SRAM parity error detected"] NOPARITYERROR = 0, #[doc = "1: SRAM parity error detected"] PARITYERRORDETECTED = 1, } impl From<SRAM_PEF_A> for bool { #[inline(always)] fn from(variant: SRAM_PEF_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `SRAM_PEF`"] pub type SRAM_PEF_R = crate::R<bool, SRAM_PEF_A>; impl SRAM_PEF_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> SRAM_PEF_A { match self.bits { false => SRAM_PEF_A::NOPARITYERROR, true => SRAM_PEF_A::PARITYERRORDETECTED, } } #[doc = "Checks if the value of the field is `NOPARITYERROR`"] #[inline(always)] pub fn is_no_parity_error(&self) -> bool { *self == SRAM_PEF_A::NOPARITYERROR } #[doc = "Checks if the value of the field is `PARITYERRORDETECTED`"] #[inline(always)] pub fn is_parity_error_detected(&self) -> bool { *self == SRAM_PEF_A::PARITYERRORDETECTED } } #[doc = "SRAM parity flag\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum SRAM_PEF_AW { #[doc = "1: Clear SRAM parity error flag"] CLEAR = 1, } impl From<SRAM_PEF_AW> for bool { #[inline(always)] fn from(variant: SRAM_PEF_AW) -> Self { variant as u8 != 0 } } #[doc = "Write proxy for field `SRAM_PEF`"] pub struct SRAM_PEF_W<'a> { w: &'a mut W, } impl<'a> SRAM_PEF_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: SRAM_PEF_AW) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Clear SRAM parity error flag"] #[inline(always)] pub fn clear(self) -> &'a mut W { self.variant(SRAM_PEF_AW::CLEAR) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8); self.w } } impl R { #[doc = "Bit 0 - Cortex-M0 LOCKUP bit enable bit"] #[inline(always)] pub fn lockup_lock(&self) -> LOCKUP_LOCK_R { LOCKUP_LOCK_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 1 - SRAM parity lock bit"] #[inline(always)] pub fn sram_parity_lock(&self) -> SRAM_PARITY_LOCK_R { SRAM_PARITY_LOCK_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 2 - PVD lock enable bit"] #[inline(always)] pub fn pvd_lock(&self) -> PVD_LOCK_R { PVD_LOCK_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 4 - Bypass address bit 29 in parity calculation"] #[inline(always)] pub fn byp_addr_par(&self) -> BYP_ADDR_PAR_R { BYP_ADDR_PAR_R::new(((self.bits >> 4) & 0x01) != 0) } #[doc = "Bit 8 - SRAM parity flag"] #[inline(always)] pub fn sram_pef(&self) -> SRAM_PEF_R { SRAM_PEF_R::new(((self.bits >> 8) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - Cortex-M0 LOCKUP bit enable bit"] #[inline(always)] pub fn lockup_lock(&mut self) -> LOCKUP_LOCK_W { LOCKUP_LOCK_W { w: self } } #[doc = "Bit 1 - SRAM parity lock bit"] #[inline(always)] pub fn sram_parity_lock(&mut self) -> SRAM_PARITY_LOCK_W { SRAM_PARITY_LOCK_W { w: self } } #[doc = "Bit 2 - PVD lock enable bit"] #[inline(always)] pub fn pvd_lock(&mut self) -> PVD_LOCK_W { PVD_LOCK_W { w: self } } #[doc = "Bit 4 - Bypass address bit 29 in parity calculation"] #[inline(always)] pub fn byp_addr_par(&mut self) -> BYP_ADDR_PAR_W { BYP_ADDR_PAR_W { w: self } } #[doc = "Bit 8 - SRAM parity flag"] #[inline(always)] pub fn sram_pef(&mut self) -> SRAM_PEF_W { SRAM_PEF_W { w: self } } }