stm32f1_staging/stm32f107/usart1/
brr.rs

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
///Register `BRR` reader
pub type R = crate::R<BRRrs>;
///Register `BRR` writer
pub type W = crate::W<BRRrs>;
///Field `DIV_Fraction` reader - fraction of USARTDIV
pub type DIV_FRACTION_R = crate::FieldReader;
///Field `DIV_Fraction` writer - fraction of USARTDIV
pub type DIV_FRACTION_W<'a, REG> = crate::FieldWriter<'a, REG, 4, u8, crate::Safe>;
///Field `DIV_Mantissa` reader - mantissa of USARTDIV
pub type DIV_MANTISSA_R = crate::FieldReader<u16>;
///Field `DIV_Mantissa` writer - mantissa of USARTDIV
pub type DIV_MANTISSA_W<'a, REG> = crate::FieldWriter<'a, REG, 12, u16, crate::Safe>;
impl R {
    ///Bits 0:3 - fraction of USARTDIV
    #[inline(always)]
    pub fn div_fraction(&self) -> DIV_FRACTION_R {
        DIV_FRACTION_R::new((self.bits & 0x0f) as u8)
    }
    ///Bits 4:15 - mantissa of USARTDIV
    #[inline(always)]
    pub fn div_mantissa(&self) -> DIV_MANTISSA_R {
        DIV_MANTISSA_R::new(((self.bits >> 4) & 0x0fff) as u16)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("BRR")
            .field("div_mantissa", &self.div_mantissa())
            .field("div_fraction", &self.div_fraction())
            .finish()
    }
}
impl W {
    ///Bits 0:3 - fraction of USARTDIV
    #[inline(always)]
    #[must_use]
    pub fn div_fraction(&mut self) -> DIV_FRACTION_W<BRRrs> {
        DIV_FRACTION_W::new(self, 0)
    }
    ///Bits 4:15 - mantissa of USARTDIV
    #[inline(always)]
    #[must_use]
    pub fn div_mantissa(&mut self) -> DIV_MANTISSA_W<BRRrs> {
        DIV_MANTISSA_W::new(self, 4)
    }
}
/**Baud rate register

You can [`read`](crate::Reg::read) this register and get [`brr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`brr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F107.html#USART1:BRR)*/
pub struct BRRrs;
impl crate::RegisterSpec for BRRrs {
    type Ux = u32;
}
///`read()` method returns [`brr::R`](R) reader structure
impl crate::Readable for BRRrs {}
///`write(|w| ..)` method takes [`brr::W`](W) writer structure
impl crate::Writable for BRRrs {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
///`reset()` method sets BRR to value 0
impl crate::Resettable for BRRrs {
    const RESET_VALUE: u32 = 0;
}