stm32f1_staging/stm32f107/spi1/
crcpr.rs

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
///Register `CRCPR` reader
pub type R = crate::R<CRCPRrs>;
///Register `CRCPR` writer
pub type W = crate::W<CRCPRrs>;
///Field `CRCPOLY` reader - CRC polynomial register
pub type CRCPOLY_R = crate::FieldReader<u16>;
///Field `CRCPOLY` writer - CRC polynomial register
pub type CRCPOLY_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16, crate::Safe>;
impl R {
    ///Bits 0:15 - CRC polynomial register
    #[inline(always)]
    pub fn crcpoly(&self) -> CRCPOLY_R {
        CRCPOLY_R::new(self.bits)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CRCPR")
            .field("crcpoly", &self.crcpoly())
            .finish()
    }
}
impl W {
    ///Bits 0:15 - CRC polynomial register
    #[inline(always)]
    #[must_use]
    pub fn crcpoly(&mut self) -> CRCPOLY_W<CRCPRrs> {
        CRCPOLY_W::new(self, 0)
    }
}
/**CRC polynomial register

You can [`read`](crate::Reg::read) this register and get [`crcpr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`crcpr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F107.html#SPI1:CRCPR)*/
pub struct CRCPRrs;
impl crate::RegisterSpec for CRCPRrs {
    type Ux = u16;
}
///`read()` method returns [`crcpr::R`](R) reader structure
impl crate::Readable for CRCPRrs {}
///`write(|w| ..)` method takes [`crcpr::W`](W) writer structure
impl crate::Writable for CRCPRrs {
    type Safety = crate::Safe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u16 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u16 = 0;
}
///`reset()` method sets CRCPR to value 0x07
impl crate::Resettable for CRCPRrs {
    const RESET_VALUE: u16 = 0x07;
}