stm32f1_staging/stm32f107/sdio/
fifocnt.rs

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
///Register `FIFOCNT` reader
pub type R = crate::R<FIFOCNTrs>;
///Field `FIFOCOUNT` reader - Remaining number of words to be written to or read from the FIFO.
pub type FIFOCOUNT_R = crate::FieldReader<u32>;
impl R {
    ///Bits 0:23 - Remaining number of words to be written to or read from the FIFO.
    #[inline(always)]
    pub fn fifocount(&self) -> FIFOCOUNT_R {
        FIFOCOUNT_R::new(self.bits & 0x00ff_ffff)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("FIFOCNT")
            .field("fifocount", &self.fifocount())
            .finish()
    }
}
/**FIFO counter register

You can [`read`](crate::Reg::read) this register and get [`fifocnt::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F107.html#SDIO:FIFOCNT)*/
pub struct FIFOCNTrs;
impl crate::RegisterSpec for FIFOCNTrs {
    type Ux = u32;
}
///`read()` method returns [`fifocnt::R`](R) reader structure
impl crate::Readable for FIFOCNTrs {}
///`reset()` method sets FIFOCNT to value 0
impl crate::Resettable for FIFOCNTrs {
    const RESET_VALUE: u32 = 0;
}