stm32f1_staging/stm32f103/spi1/
txcrcr.rs

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
///Register `TXCRCR` reader
pub type R = crate::R<TXCRCRrs>;
///Field `TxCRC` reader - Tx CRC register
pub type TX_CRC_R = crate::FieldReader<u16>;
impl R {
    ///Bits 0:15 - Tx CRC register
    #[inline(always)]
    pub fn tx_crc(&self) -> TX_CRC_R {
        TX_CRC_R::new(self.bits)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TXCRCR")
            .field("tx_crc", &self.tx_crc())
            .finish()
    }
}
/**TX CRC register

You can [`read`](crate::Reg::read) this register and get [`txcrcr::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F103.html#SPI1:TXCRCR)*/
pub struct TXCRCRrs;
impl crate::RegisterSpec for TXCRCRrs {
    type Ux = u16;
}
///`read()` method returns [`txcrcr::R`](R) reader structure
impl crate::Readable for TXCRCRrs {}
///`reset()` method sets TXCRCR to value 0
impl crate::Resettable for TXCRCRrs {
    const RESET_VALUE: u16 = 0;
}