stm32f1_staging/stm32f103/can1/fs1r.rs
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232
///Register `FS1R` reader
pub type R = crate::R<FS1Rrs>;
///Register `FS1R` writer
pub type W = crate::W<FS1Rrs>;
///Field `FSC(0-13)` reader - Filter scale configuration
pub type FSC_R = crate::BitReader;
///Field `FSC(0-13)` writer - Filter scale configuration
pub type FSC_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
///Filter scale configuration
///
///<div class="warning">`n` is number of field in register. `n == 0` corresponds to `FSC0` field.</div>
#[inline(always)]
pub fn fsc(&self, n: u8) -> FSC_R {
#[allow(clippy::no_effect)]
[(); 14][n as usize];
FSC_R::new(((self.bits >> n) & 1) != 0)
}
///Iterator for array of:
///Filter scale configuration
#[inline(always)]
pub fn fsc_iter(&self) -> impl Iterator<Item = FSC_R> + '_ {
(0..14).map(move |n| FSC_R::new(((self.bits >> n) & 1) != 0))
}
///Bit 0 - Filter scale configuration
#[inline(always)]
pub fn fsc0(&self) -> FSC_R {
FSC_R::new((self.bits & 1) != 0)
}
///Bit 1 - Filter scale configuration
#[inline(always)]
pub fn fsc1(&self) -> FSC_R {
FSC_R::new(((self.bits >> 1) & 1) != 0)
}
///Bit 2 - Filter scale configuration
#[inline(always)]
pub fn fsc2(&self) -> FSC_R {
FSC_R::new(((self.bits >> 2) & 1) != 0)
}
///Bit 3 - Filter scale configuration
#[inline(always)]
pub fn fsc3(&self) -> FSC_R {
FSC_R::new(((self.bits >> 3) & 1) != 0)
}
///Bit 4 - Filter scale configuration
#[inline(always)]
pub fn fsc4(&self) -> FSC_R {
FSC_R::new(((self.bits >> 4) & 1) != 0)
}
///Bit 5 - Filter scale configuration
#[inline(always)]
pub fn fsc5(&self) -> FSC_R {
FSC_R::new(((self.bits >> 5) & 1) != 0)
}
///Bit 6 - Filter scale configuration
#[inline(always)]
pub fn fsc6(&self) -> FSC_R {
FSC_R::new(((self.bits >> 6) & 1) != 0)
}
///Bit 7 - Filter scale configuration
#[inline(always)]
pub fn fsc7(&self) -> FSC_R {
FSC_R::new(((self.bits >> 7) & 1) != 0)
}
///Bit 8 - Filter scale configuration
#[inline(always)]
pub fn fsc8(&self) -> FSC_R {
FSC_R::new(((self.bits >> 8) & 1) != 0)
}
///Bit 9 - Filter scale configuration
#[inline(always)]
pub fn fsc9(&self) -> FSC_R {
FSC_R::new(((self.bits >> 9) & 1) != 0)
}
///Bit 10 - Filter scale configuration
#[inline(always)]
pub fn fsc10(&self) -> FSC_R {
FSC_R::new(((self.bits >> 10) & 1) != 0)
}
///Bit 11 - Filter scale configuration
#[inline(always)]
pub fn fsc11(&self) -> FSC_R {
FSC_R::new(((self.bits >> 11) & 1) != 0)
}
///Bit 12 - Filter scale configuration
#[inline(always)]
pub fn fsc12(&self) -> FSC_R {
FSC_R::new(((self.bits >> 12) & 1) != 0)
}
///Bit 13 - Filter scale configuration
#[inline(always)]
pub fn fsc13(&self) -> FSC_R {
FSC_R::new(((self.bits >> 13) & 1) != 0)
}
}
impl core::fmt::Debug for R {
fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
f.debug_struct("FS1R")
.field("fsc0", &self.fsc0())
.field("fsc1", &self.fsc1())
.field("fsc2", &self.fsc2())
.field("fsc3", &self.fsc3())
.field("fsc4", &self.fsc4())
.field("fsc5", &self.fsc5())
.field("fsc6", &self.fsc6())
.field("fsc7", &self.fsc7())
.field("fsc8", &self.fsc8())
.field("fsc9", &self.fsc9())
.field("fsc10", &self.fsc10())
.field("fsc11", &self.fsc11())
.field("fsc12", &self.fsc12())
.field("fsc13", &self.fsc13())
.finish()
}
}
impl W {
///Filter scale configuration
///
///<div class="warning">`n` is number of field in register. `n == 0` corresponds to `FSC0` field.</div>
#[inline(always)]
#[must_use]
pub fn fsc(&mut self, n: u8) -> FSC_W<FS1Rrs> {
#[allow(clippy::no_effect)]
[(); 14][n as usize];
FSC_W::new(self, n)
}
///Bit 0 - Filter scale configuration
#[inline(always)]
#[must_use]
pub fn fsc0(&mut self) -> FSC_W<FS1Rrs> {
FSC_W::new(self, 0)
}
///Bit 1 - Filter scale configuration
#[inline(always)]
#[must_use]
pub fn fsc1(&mut self) -> FSC_W<FS1Rrs> {
FSC_W::new(self, 1)
}
///Bit 2 - Filter scale configuration
#[inline(always)]
#[must_use]
pub fn fsc2(&mut self) -> FSC_W<FS1Rrs> {
FSC_W::new(self, 2)
}
///Bit 3 - Filter scale configuration
#[inline(always)]
#[must_use]
pub fn fsc3(&mut self) -> FSC_W<FS1Rrs> {
FSC_W::new(self, 3)
}
///Bit 4 - Filter scale configuration
#[inline(always)]
#[must_use]
pub fn fsc4(&mut self) -> FSC_W<FS1Rrs> {
FSC_W::new(self, 4)
}
///Bit 5 - Filter scale configuration
#[inline(always)]
#[must_use]
pub fn fsc5(&mut self) -> FSC_W<FS1Rrs> {
FSC_W::new(self, 5)
}
///Bit 6 - Filter scale configuration
#[inline(always)]
#[must_use]
pub fn fsc6(&mut self) -> FSC_W<FS1Rrs> {
FSC_W::new(self, 6)
}
///Bit 7 - Filter scale configuration
#[inline(always)]
#[must_use]
pub fn fsc7(&mut self) -> FSC_W<FS1Rrs> {
FSC_W::new(self, 7)
}
///Bit 8 - Filter scale configuration
#[inline(always)]
#[must_use]
pub fn fsc8(&mut self) -> FSC_W<FS1Rrs> {
FSC_W::new(self, 8)
}
///Bit 9 - Filter scale configuration
#[inline(always)]
#[must_use]
pub fn fsc9(&mut self) -> FSC_W<FS1Rrs> {
FSC_W::new(self, 9)
}
///Bit 10 - Filter scale configuration
#[inline(always)]
#[must_use]
pub fn fsc10(&mut self) -> FSC_W<FS1Rrs> {
FSC_W::new(self, 10)
}
///Bit 11 - Filter scale configuration
#[inline(always)]
#[must_use]
pub fn fsc11(&mut self) -> FSC_W<FS1Rrs> {
FSC_W::new(self, 11)
}
///Bit 12 - Filter scale configuration
#[inline(always)]
#[must_use]
pub fn fsc12(&mut self) -> FSC_W<FS1Rrs> {
FSC_W::new(self, 12)
}
///Bit 13 - Filter scale configuration
#[inline(always)]
#[must_use]
pub fn fsc13(&mut self) -> FSC_W<FS1Rrs> {
FSC_W::new(self, 13)
}
}
/**CAN_FS1R
You can [`read`](crate::Reg::read) this register and get [`fs1r::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`fs1r::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F103.html#CAN1:FS1R)*/
pub struct FS1Rrs;
impl crate::RegisterSpec for FS1Rrs {
type Ux = u32;
}
///`read()` method returns [`fs1r::R`](R) reader structure
impl crate::Readable for FS1Rrs {}
///`write(|w| ..)` method takes [`fs1r::W`](W) writer structure
impl crate::Writable for FS1Rrs {
type Safety = crate::Unsafe;
const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
///`reset()` method sets FS1R to value 0
impl crate::Resettable for FS1Rrs {
const RESET_VALUE: u32 = 0;
}