stm32f1_staging/stm32f103/can1/ffa1r.rs
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232
///Register `FFA1R` reader
pub type R = crate::R<FFA1Rrs>;
///Register `FFA1R` writer
pub type W = crate::W<FFA1Rrs>;
///Field `FFA(0-13)` reader - Filter FIFO assignment for filter %s
pub type FFA_R = crate::BitReader;
///Field `FFA(0-13)` writer - Filter FIFO assignment for filter %s
pub type FFA_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
///Filter FIFO assignment for filter (0-13)
///
///<div class="warning">`n` is number of field in register. `n == 0` corresponds to `FFA0` field.</div>
#[inline(always)]
pub fn ffa(&self, n: u8) -> FFA_R {
#[allow(clippy::no_effect)]
[(); 14][n as usize];
FFA_R::new(((self.bits >> n) & 1) != 0)
}
///Iterator for array of:
///Filter FIFO assignment for filter (0-13)
#[inline(always)]
pub fn ffa_iter(&self) -> impl Iterator<Item = FFA_R> + '_ {
(0..14).map(move |n| FFA_R::new(((self.bits >> n) & 1) != 0))
}
///Bit 0 - Filter FIFO assignment for filter 0
#[inline(always)]
pub fn ffa0(&self) -> FFA_R {
FFA_R::new((self.bits & 1) != 0)
}
///Bit 1 - Filter FIFO assignment for filter 1
#[inline(always)]
pub fn ffa1(&self) -> FFA_R {
FFA_R::new(((self.bits >> 1) & 1) != 0)
}
///Bit 2 - Filter FIFO assignment for filter 2
#[inline(always)]
pub fn ffa2(&self) -> FFA_R {
FFA_R::new(((self.bits >> 2) & 1) != 0)
}
///Bit 3 - Filter FIFO assignment for filter 3
#[inline(always)]
pub fn ffa3(&self) -> FFA_R {
FFA_R::new(((self.bits >> 3) & 1) != 0)
}
///Bit 4 - Filter FIFO assignment for filter 4
#[inline(always)]
pub fn ffa4(&self) -> FFA_R {
FFA_R::new(((self.bits >> 4) & 1) != 0)
}
///Bit 5 - Filter FIFO assignment for filter 5
#[inline(always)]
pub fn ffa5(&self) -> FFA_R {
FFA_R::new(((self.bits >> 5) & 1) != 0)
}
///Bit 6 - Filter FIFO assignment for filter 6
#[inline(always)]
pub fn ffa6(&self) -> FFA_R {
FFA_R::new(((self.bits >> 6) & 1) != 0)
}
///Bit 7 - Filter FIFO assignment for filter 7
#[inline(always)]
pub fn ffa7(&self) -> FFA_R {
FFA_R::new(((self.bits >> 7) & 1) != 0)
}
///Bit 8 - Filter FIFO assignment for filter 8
#[inline(always)]
pub fn ffa8(&self) -> FFA_R {
FFA_R::new(((self.bits >> 8) & 1) != 0)
}
///Bit 9 - Filter FIFO assignment for filter 9
#[inline(always)]
pub fn ffa9(&self) -> FFA_R {
FFA_R::new(((self.bits >> 9) & 1) != 0)
}
///Bit 10 - Filter FIFO assignment for filter 10
#[inline(always)]
pub fn ffa10(&self) -> FFA_R {
FFA_R::new(((self.bits >> 10) & 1) != 0)
}
///Bit 11 - Filter FIFO assignment for filter 11
#[inline(always)]
pub fn ffa11(&self) -> FFA_R {
FFA_R::new(((self.bits >> 11) & 1) != 0)
}
///Bit 12 - Filter FIFO assignment for filter 12
#[inline(always)]
pub fn ffa12(&self) -> FFA_R {
FFA_R::new(((self.bits >> 12) & 1) != 0)
}
///Bit 13 - Filter FIFO assignment for filter 13
#[inline(always)]
pub fn ffa13(&self) -> FFA_R {
FFA_R::new(((self.bits >> 13) & 1) != 0)
}
}
impl core::fmt::Debug for R {
fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
f.debug_struct("FFA1R")
.field("ffa0", &self.ffa0())
.field("ffa1", &self.ffa1())
.field("ffa2", &self.ffa2())
.field("ffa3", &self.ffa3())
.field("ffa4", &self.ffa4())
.field("ffa5", &self.ffa5())
.field("ffa6", &self.ffa6())
.field("ffa7", &self.ffa7())
.field("ffa8", &self.ffa8())
.field("ffa9", &self.ffa9())
.field("ffa10", &self.ffa10())
.field("ffa11", &self.ffa11())
.field("ffa12", &self.ffa12())
.field("ffa13", &self.ffa13())
.finish()
}
}
impl W {
///Filter FIFO assignment for filter (0-13)
///
///<div class="warning">`n` is number of field in register. `n == 0` corresponds to `FFA0` field.</div>
#[inline(always)]
#[must_use]
pub fn ffa(&mut self, n: u8) -> FFA_W<FFA1Rrs> {
#[allow(clippy::no_effect)]
[(); 14][n as usize];
FFA_W::new(self, n)
}
///Bit 0 - Filter FIFO assignment for filter 0
#[inline(always)]
#[must_use]
pub fn ffa0(&mut self) -> FFA_W<FFA1Rrs> {
FFA_W::new(self, 0)
}
///Bit 1 - Filter FIFO assignment for filter 1
#[inline(always)]
#[must_use]
pub fn ffa1(&mut self) -> FFA_W<FFA1Rrs> {
FFA_W::new(self, 1)
}
///Bit 2 - Filter FIFO assignment for filter 2
#[inline(always)]
#[must_use]
pub fn ffa2(&mut self) -> FFA_W<FFA1Rrs> {
FFA_W::new(self, 2)
}
///Bit 3 - Filter FIFO assignment for filter 3
#[inline(always)]
#[must_use]
pub fn ffa3(&mut self) -> FFA_W<FFA1Rrs> {
FFA_W::new(self, 3)
}
///Bit 4 - Filter FIFO assignment for filter 4
#[inline(always)]
#[must_use]
pub fn ffa4(&mut self) -> FFA_W<FFA1Rrs> {
FFA_W::new(self, 4)
}
///Bit 5 - Filter FIFO assignment for filter 5
#[inline(always)]
#[must_use]
pub fn ffa5(&mut self) -> FFA_W<FFA1Rrs> {
FFA_W::new(self, 5)
}
///Bit 6 - Filter FIFO assignment for filter 6
#[inline(always)]
#[must_use]
pub fn ffa6(&mut self) -> FFA_W<FFA1Rrs> {
FFA_W::new(self, 6)
}
///Bit 7 - Filter FIFO assignment for filter 7
#[inline(always)]
#[must_use]
pub fn ffa7(&mut self) -> FFA_W<FFA1Rrs> {
FFA_W::new(self, 7)
}
///Bit 8 - Filter FIFO assignment for filter 8
#[inline(always)]
#[must_use]
pub fn ffa8(&mut self) -> FFA_W<FFA1Rrs> {
FFA_W::new(self, 8)
}
///Bit 9 - Filter FIFO assignment for filter 9
#[inline(always)]
#[must_use]
pub fn ffa9(&mut self) -> FFA_W<FFA1Rrs> {
FFA_W::new(self, 9)
}
///Bit 10 - Filter FIFO assignment for filter 10
#[inline(always)]
#[must_use]
pub fn ffa10(&mut self) -> FFA_W<FFA1Rrs> {
FFA_W::new(self, 10)
}
///Bit 11 - Filter FIFO assignment for filter 11
#[inline(always)]
#[must_use]
pub fn ffa11(&mut self) -> FFA_W<FFA1Rrs> {
FFA_W::new(self, 11)
}
///Bit 12 - Filter FIFO assignment for filter 12
#[inline(always)]
#[must_use]
pub fn ffa12(&mut self) -> FFA_W<FFA1Rrs> {
FFA_W::new(self, 12)
}
///Bit 13 - Filter FIFO assignment for filter 13
#[inline(always)]
#[must_use]
pub fn ffa13(&mut self) -> FFA_W<FFA1Rrs> {
FFA_W::new(self, 13)
}
}
/**CAN_FFA1R
You can [`read`](crate::Reg::read) this register and get [`ffa1r::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ffa1r::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F103.html#CAN1:FFA1R)*/
pub struct FFA1Rrs;
impl crate::RegisterSpec for FFA1Rrs {
type Ux = u32;
}
///`read()` method returns [`ffa1r::R`](R) reader structure
impl crate::Readable for FFA1Rrs {}
///`write(|w| ..)` method takes [`ffa1r::W`](W) writer structure
impl crate::Writable for FFA1Rrs {
type Safety = crate::Unsafe;
const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
///`reset()` method sets FFA1R to value 0
impl crate::Resettable for FFA1Rrs {
const RESET_VALUE: u32 = 0;
}