[−][src]Struct stm32f0xx_hal::stm32::SCB
System Control Block
Implementations
impl SCB
[src]
pub fn vect_active() -> VectActive
[src]
Returns the active exception number
impl SCB
[src]
pub fn set_sleepdeep(&mut self)
[src]
Set the SLEEPDEEP bit in the SCR register
pub fn clear_sleepdeep(&mut self)
[src]
Clear the SLEEPDEEP bit in the SCR register
impl SCB
[src]
pub fn set_sleeponexit(&mut self)
[src]
Set the SLEEPONEXIT bit in the SCR register
pub fn clear_sleeponexit(&mut self)
[src]
Clear the SLEEPONEXIT bit in the SCR register
impl SCB
[src]
pub fn system_reset(&mut self) -> !
[src]
Use SCB::sys_reset
Initiate a system reset request to reset the MCU
pub fn sys_reset() -> !
[src]
Initiate a system reset request to reset the MCU
impl SCB
[src]
pub fn set_pendsv()
[src]
Set the PENDSVSET bit in the ICSR register which will pend the PendSV interrupt
pub fn is_pendsv_pending() -> bool
[src]
Check if PENDSVSET bit in the ICSR register is set meaning PendSV interrupt is pending
pub fn clear_pendsv()
[src]
Set the PENDSVCLR bit in the ICSR register which will clear a pending PendSV interrupt
pub fn set_pendst()
[src]
Set the PENDSTSET bit in the ICSR register which will pend a SysTick interrupt
pub fn is_pendst_pending() -> bool
[src]
Check if PENDSTSET bit in the ICSR register is set meaning SysTick interrupt is pending
pub fn clear_pendst()
[src]
Set the PENDSTCLR bit in the ICSR register which will clear a pending SysTick interrupt
impl SCB
[src]
pub fn get_priority(system_handler: SystemHandler) -> u8
[src]
Returns the hardware priority of system_handler
NOTE: Hardware priority does not exactly match logical priority levels. See
NVIC.get_priority
for more details.
pub unsafe fn set_priority(&mut self, system_handler: SystemHandler, prio: u8)
[src]
Sets the hardware priority of system_handler
to prio
NOTE: Hardware priority does not exactly match logical priority levels. See
NVIC.get_priority
for more details.
On ARMv6-M, updating a system handler priority requires a read-modify-write operation. On ARMv7-M, the operation is performed in a single, atomic write operation.
Unsafety
Changing priority levels can break priority-based critical sections (see
register::basepri
) and compromise memory safety.
impl SCB
[src]
pub fn ptr() -> *const RegisterBlock
[src]
Returns a pointer to the register block
Trait Implementations
impl Deref for SCB
[src]
type Target = RegisterBlock
The resulting type after dereferencing.
fn deref(&self) -> &<SCB as Deref>::Target
[src]
impl Send for SCB
[src]
Auto Trait Implementations
Blanket Implementations
impl<T> Any for T where
T: 'static + ?Sized,
[src]
T: 'static + ?Sized,
impl<T> Borrow<T> for T where
T: ?Sized,
[src]
T: ?Sized,
impl<T> BorrowMut<T> for T where
T: ?Sized,
[src]
T: ?Sized,
fn borrow_mut(&mut self) -> &mut T
[src]
impl<T> From<T> for T
[src]
impl<T, U> Into<U> for T where
U: From<T>,
[src]
U: From<T>,
impl<T> Same<T> for T
type Output = T
Should always be Self
impl<T, U> TryFrom<U> for T where
U: Into<T>,
[src]
U: Into<T>,
type Error = Infallible
The type returned in the event of a conversion error.
fn try_from(value: U) -> Result<T, <T as TryFrom<U>>::Error>
[src]
impl<T, U> TryInto<U> for T where
U: TryFrom<T>,
[src]
U: TryFrom<T>,