Struct stm32f0x2::adc::cfgr1::W
[−]
[src]
pub struct W { /* fields omitted */ }
Value to write to the register
Methods
impl W
[src]
fn reset_value() -> W
[src]
Reset value of the register
unsafe fn bits(&mut self, bits: u32) -> &mut Self
[src]
Writes raw bits to the register
fn awdch(&mut self) -> _AWDCHW
[src]
Bits 26:30 - Analog watchdog channel selection
fn awden(&mut self) -> _AWDENW
[src]
Bit 23 - Analog watchdog enable
fn awdsgl(&mut self) -> _AWDSGLW
[src]
Bit 22 - Enable the watchdog on a single channel or on all channels
fn discen(&mut self) -> _DISCENW
[src]
Bit 16 - Discontinuous mode
fn autoff(&mut self) -> _AUTOFFW
[src]
Bit 15 - Auto-off mode
fn autdly(&mut self) -> _AUTDLYW
[src]
Bit 14 - Auto-delayed conversion mode
fn cont(&mut self) -> _CONTW
[src]
Bit 13 - Single / continuous conversion mode
fn ovrmod(&mut self) -> _OVRMODW
[src]
Bit 12 - Overrun management mode
fn exten(&mut self) -> _EXTENW
[src]
Bits 10:11 - External trigger enable and polarity selection
fn extsel(&mut self) -> _EXTSELW
[src]
Bits 6:8 - External trigger selection
fn align(&mut self) -> _ALIGNW
[src]
Bit 5 - Data alignment
fn res(&mut self) -> _RESW
[src]
Bits 3:4 - Data resolution
fn scandir(&mut self) -> _SCANDIRW
[src]
Bit 2 - Scan sequence direction
fn dmacfg(&mut self) -> _DMACFGW
[src]
Bit 1 - Direct memery access configuration
fn dmaen(&mut self) -> _DMAENW
[src]
Bit 0 - Direct memory access enable