Module cr

Module cr 

Source
Expand description

CRS control register

Structs§

CRrs
CRS control register

Enums§

AUTOTRIMEN
Automatic trimming enable This bit enables the automatic hardware adjustment of TRIM bits according to the measured frequency error between two SYNC events. If this bit is set, the TRIM bits are read-only. The TRIM value can be adjusted by hardware by one or two steps at a time, depending on the measured frequency error value. Refer to Section7.3.4: Frequency error evaluation and automatic trimming for more details.
CEN
Frequency error counter enable This bit enables the oscillator clock for the frequency error counter. When this bit is set, the CRS_CFGR register is write-protected and cannot be modified.
SWSYNC
Generate software SYNC event This bit is set by software in order to generate a software SYNC event. It is automatically cleared by hardware.
SYNCOKIE
SYNC event OK interrupt enable

Type Aliases§

AUTOTRIMEN_R
Field AUTOTRIMEN reader - Automatic trimming enable This bit enables the automatic hardware adjustment of TRIM bits according to the measured frequency error between two SYNC events. If this bit is set, the TRIM bits are read-only. The TRIM value can be adjusted by hardware by one or two steps at a time, depending on the measured frequency error value. Refer to Section7.3.4: Frequency error evaluation and automatic trimming for more details.
AUTOTRIMEN_W
Field AUTOTRIMEN writer - Automatic trimming enable This bit enables the automatic hardware adjustment of TRIM bits according to the measured frequency error between two SYNC events. If this bit is set, the TRIM bits are read-only. The TRIM value can be adjusted by hardware by one or two steps at a time, depending on the measured frequency error value. Refer to Section7.3.4: Frequency error evaluation and automatic trimming for more details.
CEN_R
Field CEN reader - Frequency error counter enable This bit enables the oscillator clock for the frequency error counter. When this bit is set, the CRS_CFGR register is write-protected and cannot be modified.
CEN_W
Field CEN writer - Frequency error counter enable This bit enables the oscillator clock for the frequency error counter. When this bit is set, the CRS_CFGR register is write-protected and cannot be modified.
ERRIE_R
Field SYNCOKIE reader - SYNC event OK interrupt enable
ERRIE_W
Field SYNCOKIE writer - SYNC event OK interrupt enable
ESYNCIE_R
Field SYNCOKIE reader - SYNC event OK interrupt enable
ESYNCIE_W
Field SYNCOKIE writer - SYNC event OK interrupt enable
R
Register CR reader
SWSYNC_R
Field SWSYNC reader - Generate software SYNC event This bit is set by software in order to generate a software SYNC event. It is automatically cleared by hardware.
SWSYNC_W
Field SWSYNC writer - Generate software SYNC event This bit is set by software in order to generate a software SYNC event. It is automatically cleared by hardware.
SYNCOKIE_R
Field SYNCOKIE reader - SYNC event OK interrupt enable
SYNCOKIE_W
Field SYNCOKIE writer - SYNC event OK interrupt enable
SYNCWARNIE_R
Field SYNCOKIE reader - SYNC event OK interrupt enable
SYNCWARNIE_W
Field SYNCOKIE writer - SYNC event OK interrupt enable
TRIM_R
Field TRIM reader - HSI48 oscillator smooth trimming These bits provide a user-programmable trimming value to the HSI48 oscillator. They can be programmed to adjust to variations in voltage and temperature that influence the frequency of the HSI48. The default value is 32, which corresponds to the middle of the trimming interval. The trimming step is around 67 kHz between two consecutive TRIM steps. A higher TRIM value corresponds to a higher output frequency. When the AUTOTRIMEN bit is set, this field is controlled by hardware and is read-only.
TRIM_W
Field TRIM writer - HSI48 oscillator smooth trimming These bits provide a user-programmable trimming value to the HSI48 oscillator. They can be programmed to adjust to variations in voltage and temperature that influence the frequency of the HSI48. The default value is 32, which corresponds to the middle of the trimming interval. The trimming step is around 67 kHz between two consecutive TRIM steps. A higher TRIM value corresponds to a higher output frequency. When the AUTOTRIMEN bit is set, this field is controlled by hardware and is read-only.
W
Register CR writer