Struct stm32_hal2::pac::tim2::cr2::MMS_W [−][src]
pub struct MMS_W<'a> { /* fields omitted */ }
Write proxy for field MMS
Implementations
impl<'a> MMS_W<'a>
[src]
impl<'a> MMS_W<'a>
[src]pub fn variant(self, variant: MMS_A) -> &'a mut W<u32, Reg<u32, _CR2>>
[src]
Writes variant
to the field
pub fn reset(self) -> &'a mut W<u32, Reg<u32, _CR2>>
[src]
The UG bit from the TIMx_EGR register is used as trigger output
pub fn enable(self) -> &'a mut W<u32, Reg<u32, _CR2>>
[src]
The counter enable signal, CNT_EN, is used as trigger output
pub fn update(self) -> &'a mut W<u32, Reg<u32, _CR2>>
[src]
The update event is selected as trigger output
pub fn compare_pulse(self) -> &'a mut W<u32, Reg<u32, _CR2>>
[src]
The trigger output send a positive pulse when the CC1IF flag it to be set, as soon as a capture or a compare match occurred
pub fn compare_oc1(self) -> &'a mut W<u32, Reg<u32, _CR2>>
[src]
OC1REF signal is used as trigger output
pub fn compare_oc2(self) -> &'a mut W<u32, Reg<u32, _CR2>>
[src]
OC2REF signal is used as trigger output
pub fn compare_oc3(self) -> &'a mut W<u32, Reg<u32, _CR2>>
[src]
OC3REF signal is used as trigger output
pub fn compare_oc4(self) -> &'a mut W<u32, Reg<u32, _CR2>>
[src]
OC4REF signal is used as trigger output
pub fn bits(self, value: u8) -> &'a mut W<u32, Reg<u32, _CR2>>
[src]
Writes raw bits to the field