Structsยง
- SP1Compress
Memory Layout - An input layout for the reduce verifier.
- SP1Deferred
Memory Layout - Inputs that are hinted to the SP1DeferredVerifier program.
- SP1Recursion
Memory Layout - SP1Recursion
Witness Variable - SP1Recursive
Verifier - A program for recursively verifying a batch of SP1 proofs.