pub fn simd_vec_add_i64(a: &[i64], b: &[i64]) -> Result<Vec<i64>, ()>
Element-wise addition of two i64 slices with checked overflow. Returns Err if any element pair overflows.