1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119
#[doc = "Reader of register CFG"] pub type R = crate::R<u32, super::CFG>; #[doc = "Writer for register CFG"] pub type W = crate::W<u32, super::CFG>; #[doc = "Register CFG `reset()`'s with value 0x02"] impl crate::ResetValue for super::CFG { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0x02 } } #[doc = "Reader of field `LQOS`"] pub type LQOS_R = crate::R<u8, u8>; #[doc = "Write proxy for field `LQOS`"] pub struct LQOS_W<'a> { w: &'a mut W, } impl<'a> LQOS_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x03) | ((value as u32) & 0x03); self.w } } #[doc = "Possible values of the field `DCCDMALEVEL`"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum DCCDMALEVEL_A { #[doc = "Trigger rises when DCC is empty"] EMPTY, #[doc = "Trigger rises when DCC is full"] FULL, } impl crate::ToBits<u8> for DCCDMALEVEL_A { #[inline(always)] fn _bits(&self) -> u8 { match *self { DCCDMALEVEL_A::EMPTY => 0, DCCDMALEVEL_A::FULL => 1, } } } #[doc = "Reader of field `DCCDMALEVEL`"] pub type DCCDMALEVEL_R = crate::R<u8, DCCDMALEVEL_A>; impl DCCDMALEVEL_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<u8, DCCDMALEVEL_A> { use crate::Variant::*; match self.bits { 0 => Val(DCCDMALEVEL_A::EMPTY), 1 => Val(DCCDMALEVEL_A::FULL), i => Res(i), } } #[doc = "Checks if the value of the field is `EMPTY`"] #[inline(always)] pub fn is_empty(&self) -> bool { *self == DCCDMALEVEL_A::EMPTY } #[doc = "Checks if the value of the field is `FULL`"] #[inline(always)] pub fn is_full(&self) -> bool { *self == DCCDMALEVEL_A::FULL } } #[doc = "Write proxy for field `DCCDMALEVEL`"] pub struct DCCDMALEVEL_W<'a> { w: &'a mut W, } impl<'a> DCCDMALEVEL_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: DCCDMALEVEL_A) -> &'a mut W { use crate::ToBits; unsafe { self.bits(variant._bits()) } } #[doc = "Trigger rises when DCC is empty"] #[inline(always)] pub fn empty(self) -> &'a mut W { self.variant(DCCDMALEVEL_A::EMPTY) } #[doc = "Trigger rises when DCC is full"] #[inline(always)] pub fn full(self) -> &'a mut W { self.variant(DCCDMALEVEL_A::FULL) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 2)) | (((value as u32) & 0x03) << 2); self.w } } impl R { #[doc = "Bits 0:1 - Latency Quality Of Service"] #[inline(always)] pub fn lqos(&self) -> LQOS_R { LQOS_R::new((self.bits & 0x03) as u8) } #[doc = "Bits 2:3 - DMA Trigger Level"] #[inline(always)] pub fn dccdmalevel(&self) -> DCCDMALEVEL_R { DCCDMALEVEL_R::new(((self.bits >> 2) & 0x03) as u8) } } impl W { #[doc = "Bits 0:1 - Latency Quality Of Service"] #[inline(always)] pub fn lqos(&mut self) -> LQOS_W { LQOS_W { w: self } } #[doc = "Bits 2:3 - DMA Trigger Level"] #[inline(always)] pub fn dccdmalevel(&mut self) -> DCCDMALEVEL_W { DCCDMALEVEL_W { w: self } } }