1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
use crate::core::prelude::*;
use crate::hls::bus::SoCPortResponder;
use crate::widgets::dff::DFF;
#[derive(LogicBlock)]
pub struct MOSIWidePort<const W: usize, const D: usize> {
pub bus: SoCPortResponder<D>,
pub clock_out: Signal<Out, Clock>,
pub port_out: Signal<Out, Bits<W>>,
pub strobe_out: Signal<Out, Bit>,
accum: DFF<Bits<W>>,
state: DFF<Bits<W>>,
address_active: DFF<Bit>,
offset: Constant<Bits<W>>,
modulo: Constant<Bits<8>>,
count: DFF<Bits<8>>,
strobe: DFF<Bit>,
}
impl<const W: usize, const D: usize> Default for MOSIWidePort<W, D> {
fn default() -> Self {
assert!(W > D);
assert_eq!(W % D, 0);
assert!(W / D < 256);
Self {
bus: Default::default(),
clock_out: Default::default(),
port_out: Default::default(),
strobe_out: Default::default(),
accum: Default::default(),
state: Default::default(),
address_active: Default::default(),
offset: Constant::new(D.into()),
modulo: Constant::new((W / D - 1).into()),
count: Default::default(),
strobe: Default::default(),
}
}
}
impl<const W: usize, const D: usize> Logic for MOSIWidePort<W, D> {
#[hdl_gen]
fn update(&mut self) {
self.accum.clk.next = self.bus.clock.val();
self.state.clk.next = self.bus.clock.val();
self.count.clk.next = self.bus.clock.val();
self.strobe.clk.next = self.bus.clock.val();
self.address_active.clk.next = self.bus.clock.val();
self.clock_out.next = self.bus.clock.val();
self.address_active.d.next = self.bus.select.val();
self.count.d.next = self.count.q.val();
self.accum.d.next = self.accum.q.val();
self.state.d.next = self.state.q.val();
self.bus.ready.next = false;
self.strobe_out.next = self.strobe.q.val();
self.strobe.d.next = false;
if self.address_active.q.val() {
self.bus.ready.next = true;
if self.bus.strobe.val() {
self.accum.d.next = self.accum.q.val() << self.offset.val()
| bit_cast::<W, D>(self.bus.from_controller.val());
self.count.d.next = self.count.q.val() + 1_usize;
if self.count.q.val() == self.modulo.val() {
self.count.d.next = 0_u8.into();
self.state.d.next = self.accum.q.val();
self.strobe.d.next = true;
}
}
}
self.port_out.next = self.accum.q.val();
self.bus.to_controller.next = 0_usize.into();
}
}