pub fn walk_conditional<V: VerilogVisitor + ?Sized>(
    visitor: &mut V,
    c: &VerilogConditional
)