pub fn walk_index_assignment<V: VerilogVisitor + ?Sized>(
    visitor: &mut V,
    a: &VerilogIndexAssignment
)