Skip to main content

rucc_regalloc/
check.rs

1//! The allocation checker: whether an assignment is one the machine can actually run.
2//!
3//! Design: `spec/10-backend.md` section 10.4, which asks for this in debug and CI builds.
4//!
5//! A register allocator is the pass whose bugs are hardest to find from the outside. It does not
6//! change what a program means, so a wrong allocation compiles, links and runs, and then produces
7//! the wrong number in one function of one program under one register pressure. The stack trace
8//! points at the arithmetic, the arithmetic is right, and the value it read was overwritten four
9//! instructions earlier by something unrelated. A checker turns all of that into an assertion at
10//! the point the mistake was made, naming the two values and the register they were both put in.
11//!
12//! # What it asks
13//!
14//! Five questions, and they are the whole of what an assignment has to get right.
15//!
16//! Every value the function reads is written first, on every path that reaches the read. Every
17//! value the function uses has somewhere to live. Two values that are both wanted at the same
18//! point are not in the same register or the same slot. Nothing is sitting in a register that an
19//! instruction insists on for itself, because that register belongs to the instruction for as long
20//! as it runs. A value an instruction can only read from memory is in memory.
21//!
22//! The first of those is not about the allocation at all, since the value would be read before it
23//! was written whatever register it went to. It is asked here because this is where the answer is
24//! already computed: a value read before it is written is a value live on the way into the entry
25//! block, and the liveness the allocator needs anyway says which those are. A function that gets
26//! this wrong is one the allocator will happily place, and what comes out reads a stack slot
27//! nothing ever stored to.
28//!
29//! # What it does not ask
30//!
31//! Whether the allocation is any good. A function with every value on the stack passes, and so it
32//! should: it is slow and it is correct, and this is the thing that says which of the two a
33//! problem is. Quality is what the numbers in `spec/14-target-ladder.md` are for.
34//!
35//! It also does not read the rewrite. It runs on the assignment, before [`crate::rewrite`] has
36//! touched the function, because the assignment is the decision and the rewrite is a
37//! transcription of it. A rewrite that transcribes a good decision badly is a different bug, and
38//! [`crate::trace`] is the checker that catches it by following each value from the instruction
39//! that wrote it to the instructions that read it.
40//!
41//! # Why it repeats work
42//!
43//! The two address instructions are worked out again here rather than borrowed from
44//! [`crate::assign`], and that is deliberate. A checker that shares its reasoning with the thing
45//! it checks agrees with it about everything, including the mistakes, and the one bug it can never
46//! find is the one in the code they share. Fifteen lines is a cheap price for a second opinion.
47//!
48//! It is also allowed to be slow. Looking for a value in a register an instruction wants is the
49//! plain product of the values and the constrained operands, with no index over either, because a
50//! checker runs in debug builds and in CI and the thing it is checking is the thing that has to be
51//! fast.
52
53use std::fmt;
54
55use rucc_mir::{Constraint, Func, Inst, Reg, Role};
56use rucc_target::{PhysReg, RegClass};
57
58use crate::assign::{Assignment, Place};
59use crate::live::{Area, Live, Range};
60use crate::order::{Order, Point};
61
62/// One thing wrong with an allocation.
63#[derive(Debug, Clone, Copy, PartialEq, Eq)]
64pub enum Problem {
65    /// A value the function reads or writes was given no place at all.
66    Nowhere {
67        /// The value with nowhere to be.
68        reg: Reg,
69    },
70    /// Two values that are both live somewhere were put in the same place, so whichever is written
71    /// second destroys the other.
72    Shared {
73        /// The value that was there first.
74        first: Reg,
75        /// The value that was put on top of it.
76        second: Reg,
77        /// The place they were both given.
78        place: Place,
79    },
80    /// A value was left in a register an instruction claims for itself, over the instruction that
81    /// claims it, so the moves around that instruction overwrite the value.
82    InTheWay {
83        /// The value in the way.
84        reg: Reg,
85        /// The register the instruction insists on.
86        at: PhysReg,
87        /// The instruction that insists on it.
88        inst: Inst,
89    },
90    /// A value an instruction can only read from memory was put in a register.
91    NotOnTheStack {
92        /// The value that has to be in memory.
93        reg: Reg,
94        /// The instruction that says so.
95        inst: Inst,
96    },
97    /// A value is read on some path from the entry block without anything on that path having
98    /// written it, so what the instruction reading it gets is whatever was left there.
99    NeverWritten {
100        /// The value nothing writes.
101        reg: Reg,
102    },
103}
104
105impl fmt::Display for Problem {
106    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
107        match self {
108            Problem::Nowhere { reg } => write!(f, "{} has nowhere to live", name(*reg)),
109            Problem::Shared { first, second, place } => {
110                let (first, second) = (name(*first), name(*second));
111                write!(f, "{first} and {second} are both live and both in {}", place_name(*place))
112            }
113            Problem::InTheWay { reg, at, inst } => {
114                let reg = name(*reg);
115                let inst = inst.index();
116                write!(f, "{reg} is in register {}, which instruction {inst} wants", at.number())
117            }
118            Problem::NotOnTheStack { reg, inst } => {
119                let reg = name(*reg);
120                write!(f, "{reg} is not on the stack, and instruction {} needs it", inst.index())
121            }
122            Problem::NeverWritten { reg } => {
123                write!(f, "{} is read before anything writes it", name(*reg))
124            }
125        }
126    }
127}
128
129/// Everything wrong with an allocation, in an order a person can read.
130///
131/// An empty answer is the one every allocation is supposed to give. Anything else is a compiler
132/// bug rather than a program the compiler cannot handle, which is why [`crate::run`] asserts on it
133/// instead of reporting it as a diagnostic.
134///
135/// # Panics
136///
137/// Panics on a function with two billion virtual registers in it, which is a function no machine
138/// has the memory to hold.
139#[must_use]
140pub fn check(func: &Func, order: &Order, live: &Live, assignment: &Assignment) -> Vec<Problem> {
141    let mut problems = Vec::new();
142    // What arrives live in the entry block is what the function reads without writing, since
143    // nothing runs in front of the entry block to have written it.
144    if let Some(entry) = func.entry() {
145        for reg in live.live_in(entry) {
146            problems.push(Problem::NeverWritten { reg });
147        }
148    }
149    let reuses = reuses(func, order);
150    let mut values = Vec::new();
151    for (number, reuse) in reuses.iter().enumerate() {
152        let reg = Reg::virtual_reg(u32::try_from(number).expect("a register number"));
153        let (Some(mut area), Some(class)) = (live.area(reg), func.class_of(reg)) else {
154            continue;
155        };
156        let Some(place) = assignment.place(reg) else {
157            problems.push(Problem::Nowhere { reg });
158            continue;
159        };
160        // A two address instruction writes its answer into a register it read, so the answer is
161        // really in that register from the moment the instruction starts and not from the moment
162        // it ends. Reading its area any other way lets it share the register with something the
163        // same instruction is still reading.
164        if let Some(reuse) = reuse {
165            area = area.with(reuse.at);
166        }
167        values.push(Value { reg, class, range: area.hull(), area, place });
168    }
169    overlaps(&values, &reuses, live, &mut problems);
170    instructions(func, order, assignment, &values, &reuses, &mut problems);
171    problems
172}
173
174/// Everything wrong with an allocation, as an assertion message.
175#[must_use]
176pub fn report(problems: &[Problem]) -> String {
177    let places = if problems.len() == 1 { "place" } else { "places" };
178    let mut report = format!("the allocation is wrong in {} {places}", problems.len());
179    for problem in problems {
180        report.push_str("\n  ");
181        report.push_str(&problem.to_string());
182    }
183    report
184}
185
186/// One value, where it is wanted and where it was put.
187#[derive(Debug, Clone, Copy)]
188struct Value<'a> {
189    reg: Reg,
190    class: RegClass,
191    /// The interval around the area, which is what the sweep below reads.
192    range: Range,
193    /// Everywhere the value is really live, which is what says whether sharing a place with
194    /// another value is a mistake.
195    area: Area<'a>,
196    place: Place,
197}
198
199/// A value written into the register another operand of the same instruction was read from.
200#[derive(Debug, Clone, Copy)]
201struct Reuse {
202    source: Reg,
203    at: Point,
204}
205
206/// Looks for two values that are both live somewhere and were put in the same place.
207///
208/// A sweep in the order the values start, holding the ones whose interval still reaches this one,
209/// so the pairs it compares are the pairs that can be wrong rather than all of them. The interval
210/// is generous, so a pair that survives the sweep is then asked whether the areas inside those
211/// intervals really meet.
212fn overlaps(
213    values: &[Value<'_>],
214    reuses: &[Option<Reuse>],
215    live: &Live,
216    problems: &mut Vec<Problem>,
217) {
218    let mut sorted = values.to_vec();
219    sorted.sort_by_key(|value| (value.range.start, value.reg));
220    let mut active: Vec<Value<'_>> = Vec::new();
221    for value in sorted {
222        active.retain(|held| held.range.end >= value.range.start);
223        for held in &active {
224            if !together(*held, value)
225                || !held.area.overlaps(value.area)
226                || coalesced(*held, value, reuses, live)
227            {
228                continue;
229            }
230            problems.push(Problem::Shared {
231                first: held.reg,
232                second: value.reg,
233                place: value.place,
234            });
235        }
236        active.push(value);
237    }
238}
239
240/// Whether two values were put in the same place.
241///
242/// Two registers of different classes are different registers even when they are the same number,
243/// which is what a class is. Two slots are the same slot whatever is in them, because a frame is
244/// one piece of memory.
245fn together(first: Value<'_>, second: Value<'_>) -> bool {
246    match (first.place, second.place) {
247        (Place::Reg(first_at), Place::Reg(second_at)) => {
248            first_at == second_at && first.class == second.class
249        }
250        (Place::Slot(first_slot), Place::Slot(second_slot)) => first_slot == second_slot,
251        _ => false,
252    }
253}
254
255/// Whether one of the two is the answer a two address instruction wrote into the register it read
256/// the other from, which is the one overlap that is not a mistake.
257///
258/// It only holds when the value being read is finished with at that instruction. A value read
259/// again afterwards needs its register afterwards, so writing over it is the plain bug this whole
260/// file exists to find.
261///
262/// It also only holds when the value being written is not already live where the instruction
263/// reads. The area read here is the one liveness worked out, without the extra point the reuse
264/// adds, so a value that covers the reuse point on its own is one that was already live on the way
265/// in. That is what a loop carrying its own answer round looks like: written at the bottom and read
266/// by the next turn. Such a value is wanted where the instruction reads as well as after it, so it
267/// is genuinely on top of the one it reuses and no excuse at the one instruction they share makes
268/// them fit in a single register.
269fn coalesced(first: Value<'_>, second: Value<'_>, reuses: &[Option<Reuse>], live: &Live) -> bool {
270    let pair = |source: Value<'_>, dest: Value<'_>| {
271        let Some(reuse) = reuses[index(dest.reg)] else { return false };
272        reuse.source == source.reg
273            && live.area(dest.reg).is_some_and(|area| !area.covers(reuse.at))
274            && live.range(source.reg).is_some_and(|r| r.end == reuse.at)
275    };
276    pair(first, second) || pair(second, first)
277}
278
279/// Looks for a value in a register an instruction wants, and for a value that had to be in memory
280/// and is not.
281fn instructions(
282    func: &Func,
283    order: &Order,
284    assignment: &Assignment,
285    values: &[Value<'_>],
286    reuses: &[Option<Reuse>],
287    problems: &mut Vec<Problem>,
288) {
289    for block in func.blocks() {
290        for inst in func.insts(block) {
291            for operand in &func[func[inst].operands] {
292                if operand.constraint == Constraint::Stack
293                    && matches!(assignment.place(operand.reg), Some(Place::Reg(_)))
294                {
295                    problems.push(Problem::NotOnTheStack { reg: operand.reg, inst });
296                }
297                // A physical register an operand names outright is claimed exactly as firmly as
298                // one a constraint asks for, since nothing before allocation writes one except an
299                // instruction that has no choice.
300                let at = match operand.constraint {
301                    Constraint::Fixed(at) => Some(at),
302                    _ => operand.reg.phys(),
303                };
304                let Some(at) = at else { continue };
305                let early = order.early(inst);
306                let point = if operand.role == Role::Def { order.late(inst) } else { early };
307                for value in values {
308                    let mine = value.reg == operand.reg
309                        || reuses[index(value.reg)].is_some_and(|reuse| {
310                            reuse.source == operand.reg
311                                && reuse.at == early
312                                && value.place == Place::Reg(at)
313                        });
314                    if mine || value.class != operand.class {
315                        continue;
316                    }
317                    // The interval around a value covers blocks the value never reaches, so what
318                    // decides this is the area inside it, which says whether the value is live at
319                    // this point rather than whether the point is between its ends.
320                    // tamnd/rucc#982.
321                    if value.place == Place::Reg(at) && value.area.covers(point) {
322                        problems.push(Problem::InTheWay { reg: value.reg, at, inst });
323                    }
324                }
325            }
326        }
327    }
328}
329
330/// The value each two address instruction reuses, by the virtual register it writes.
331fn reuses(func: &Func, order: &Order) -> Vec<Option<Reuse>> {
332    let mut reuses = vec![None; func.vregs()];
333    for block in func.blocks() {
334        for inst in func.insts(block) {
335            let operands = &func[func[inst].operands];
336            for operand in operands {
337                let Constraint::Reuse(other) = operand.constraint else { continue };
338                let number = operand.reg.number().and_then(|number| usize::try_from(number).ok());
339                let Some(number) = number else { continue };
340                let source = operands[usize::from(other)].reg;
341                reuses[number] = Some(Reuse { source, at: order.early(inst) });
342            }
343        }
344    }
345    reuses
346}
347
348/// A virtual register's number as a table index, and zero for a physical one, which never has an
349/// entry of its own and is never what a reuse writes.
350fn index(reg: Reg) -> usize {
351    reg.number().and_then(|number| usize::try_from(number).ok()).unwrap_or(0)
352}
353
354/// What a value is called in a report.
355fn name(reg: Reg) -> String {
356    match reg.number() {
357        Some(number) => format!("%{number}"),
358        None => format!("register {}", reg.phys().expect("a physical register").number()),
359    }
360}
361
362/// What a place is called in a report, without the target's name for it, since this crate holds
363/// nothing of any target.
364fn place_name(place: Place) -> String {
365    match place {
366        Place::Reg(at) => format!("register {}", at.number()),
367        Place::Slot(slot) => format!("slot {slot}"),
368    }
369}
370
371#[cfg(test)]
372mod tests {
373    use rucc_base::Interner;
374    use rucc_mir::{BlockCall, Opcode, Operand};
375    use rucc_target::x86_64::{GPR, RAX, RCX, RDX, SYSV};
376
377    use super::*;
378    use crate::assign::{Env, assign};
379
380    /// The x86-64 environment, with the last three of the allocation order held back as scratch.
381    fn env() -> Env {
382        let (order, scratch) = SYSV.int_order.split_at(SYSV.int_order.len() - 3);
383        Env::new().with(GPR, order, scratch)
384    }
385
386    /// What the checker says about the allocation the single pass allocator works out, which is
387    /// supposed to be nothing at all.
388    fn allocated(func: &Func) -> Vec<String> {
389        let order = Order::of(func);
390        let live = Live::of(func, &order);
391        let assignment = assign(func, &order, &live, &env());
392        said(func, &order, &live, &assignment)
393    }
394
395    /// What the checker says about an allocation somebody wrote by hand.
396    fn said(func: &Func, order: &Order, live: &Live, assignment: &Assignment) -> Vec<String> {
397        check(func, order, live, assignment).iter().map(ToString::to_string).collect()
398    }
399
400    /// The order and the liveness of a function, which every hand written case needs both of.
401    fn read(func: &Func) -> (Order, Live) {
402        let order = Order::of(func);
403        let live = Live::of(func, &order);
404        (order, live)
405    }
406
407    #[test]
408    fn an_allocation_the_allocator_worked_out_has_nothing_wrong_with_it() {
409        let mut names = Interner::new();
410        let mut func = Func::new(names.intern("f"));
411        let opcode = Opcode::new(names.intern("x64.nop"));
412        let block = func.create_block();
413        let first = func.new_vreg(GPR);
414        let second = func.new_vreg(GPR);
415        func.build(block, opcode).def(first, GPR).finish();
416        func.build(block, opcode).def(second, GPR).finish();
417        func.build(block, opcode).uses(first, GPR).uses(second, GPR).finish();
418
419        assert_eq!(allocated(&func), Vec::<String>::new());
420    }
421
422    #[test]
423    fn a_value_with_nowhere_to_live_is_found() {
424        let mut names = Interner::new();
425        let mut func = Func::new(names.intern("f"));
426        let opcode = Opcode::new(names.intern("x64.nop"));
427        let block = func.create_block();
428        let only = func.new_vreg(GPR);
429        func.build(block, opcode).def(only, GPR).finish();
430        func.build(block, opcode).uses(only, GPR).finish();
431
432        let (order, live) = read(&func);
433        let assignment = Assignment::empty(func.vregs());
434
435        assert_eq!(said(&func, &order, &live, &assignment), ["%0 has nowhere to live"]);
436    }
437
438    #[test]
439    fn a_value_read_before_anything_writes_it_is_found() {
440        let mut names = Interner::new();
441        let mut func = Func::new(names.intern("f"));
442        let opcode = Opcode::new(names.intern("x64.nop"));
443        let block = func.create_block();
444        let never = func.new_vreg(GPR);
445        func.build(block, opcode).uses(never, GPR).finish();
446
447        let (order, live) = read(&func);
448        let mut assignment = Assignment::empty(func.vregs());
449        assignment.put(never, Place::Reg(RAX));
450
451        assert_eq!(
452            said(&func, &order, &live, &assignment),
453            ["%0 is read before anything writes it"]
454        );
455    }
456
457    #[test]
458    fn two_values_that_are_both_wanted_and_share_a_register_are_found() {
459        let mut names = Interner::new();
460        let mut func = Func::new(names.intern("f"));
461        let opcode = Opcode::new(names.intern("x64.nop"));
462        let block = func.create_block();
463        let first = func.new_vreg(GPR);
464        let second = func.new_vreg(GPR);
465        func.build(block, opcode).def(first, GPR).finish();
466        func.build(block, opcode).def(second, GPR).finish();
467        func.build(block, opcode).uses(first, GPR).uses(second, GPR).finish();
468
469        let (order, live) = read(&func);
470        let mut assignment = Assignment::empty(func.vregs());
471        assignment.put(first, Place::Reg(RAX));
472        assignment.put(second, Place::Reg(RAX));
473
474        let said = said(&func, &order, &live, &assignment);
475        assert_eq!(said, ["%0 and %1 are both live and both in register 0"]);
476    }
477
478    #[test]
479    fn a_value_that_lives_in_a_hole_of_another_may_share_its_register() {
480        let mut names = Interner::new();
481        let mut func = Func::new(names.intern("f"));
482        let opcode = Opcode::new(names.intern("x64.nop"));
483        let entry = func.create_block();
484        let arm = func.create_block();
485        let tail = func.create_block();
486        let across = func.new_vreg(GPR);
487        let inside = func.new_vreg(GPR);
488        func.build(entry, opcode).def(across, GPR).finish();
489        *func.succs_mut(entry) = vec![BlockCall::to(arm), BlockCall::to(tail)];
490        func.build(arm, opcode).def(inside, GPR).finish();
491        func.build(arm, opcode).uses(inside, GPR).finish();
492        func.build(tail, opcode).uses(across, GPR).finish();
493
494        let (order, live) = read(&func);
495        let mut assignment = Assignment::empty(func.vregs());
496        assignment.put(across, Place::Reg(RAX));
497        assignment.put(inside, Place::Reg(RAX));
498
499        // The arm is written between the two blocks the first value is live in and is a block that
500        // value's own path never goes through, so the second is not sitting on top of it and the
501        // interval around the first saying so is not what decides this. A checker that read the
502        // intervals would call every register the allocator has learned to share a value written
503        // over another. tamnd/rucc#982.
504        assert_eq!(said(&func, &order, &live, &assignment), Vec::<String>::new());
505    }
506
507    #[test]
508    fn two_values_that_are_both_wanted_and_share_a_slot_are_found() {
509        let mut names = Interner::new();
510        let mut func = Func::new(names.intern("f"));
511        let opcode = Opcode::new(names.intern("x64.nop"));
512        let block = func.create_block();
513        let first = func.new_vreg(GPR);
514        let second = func.new_vreg(GPR);
515        func.build(block, opcode).def(first, GPR).finish();
516        func.build(block, opcode).def(second, GPR).finish();
517        func.build(block, opcode).uses(first, GPR).uses(second, GPR).finish();
518
519        let (order, live) = read(&func);
520        let mut assignment = Assignment::empty(func.vregs());
521        let slot = assignment.take_slot(GPR);
522        assignment.put(first, Place::Slot(slot));
523        assignment.put(second, Place::Slot(slot));
524
525        let said = said(&func, &order, &live, &assignment);
526        assert_eq!(said, ["%0 and %1 are both live and both in slot 0"]);
527    }
528
529    #[test]
530    fn two_values_that_are_never_both_wanted_may_share_anything() {
531        let mut names = Interner::new();
532        let mut func = Func::new(names.intern("f"));
533        let opcode = Opcode::new(names.intern("x64.nop"));
534        let block = func.create_block();
535        let first = func.new_vreg(GPR);
536        let second = func.new_vreg(GPR);
537        func.build(block, opcode).def(first, GPR).finish();
538        func.build(block, opcode).uses(first, GPR).finish();
539        func.build(block, opcode).def(second, GPR).finish();
540        func.build(block, opcode).uses(second, GPR).finish();
541
542        let (order, live) = read(&func);
543        let mut assignment = Assignment::empty(func.vregs());
544        assignment.put(first, Place::Reg(RAX));
545        assignment.put(second, Place::Reg(RAX));
546
547        assert_eq!(said(&func, &order, &live, &assignment), Vec::<String>::new());
548    }
549
550    #[test]
551    fn a_value_left_in_a_register_an_instruction_wants_is_found() {
552        let mut names = Interner::new();
553        let mut func = Func::new(names.intern("f"));
554        let nop = Opcode::new(names.intern("x64.nop"));
555        let divide = Opcode::new(names.intern("x64.idiv"));
556        let block = func.create_block();
557        let held = func.new_vreg(GPR);
558        let dividend = func.new_vreg(GPR);
559        func.build(block, nop).def(held, GPR).finish();
560        func.build(block, nop).def(dividend, GPR).finish();
561        // The division reads its dividend out of one register and no other, so anything still
562        // wanted afterwards has to be somewhere else while it runs.
563        func.build(block, divide)
564            .operand(Operand::read(dividend, GPR).with(Constraint::Fixed(RAX)))
565            .finish();
566        func.build(block, nop).uses(held, GPR).finish();
567
568        let (order, live) = read(&func);
569        let mut assignment = Assignment::empty(func.vregs());
570        assignment.put(held, Place::Reg(RAX));
571        assignment.put(dividend, Place::Reg(RCX));
572
573        let said = said(&func, &order, &live, &assignment);
574        assert_eq!(said, ["%0 is in register 0, which instruction 2 wants"]);
575    }
576
577    #[test]
578    fn the_value_an_instruction_wants_a_register_for_may_be_in_it_already() {
579        let mut names = Interner::new();
580        let mut func = Func::new(names.intern("f"));
581        let nop = Opcode::new(names.intern("x64.nop"));
582        let divide = Opcode::new(names.intern("x64.idiv"));
583        let block = func.create_block();
584        let dividend = func.new_vreg(GPR);
585        func.build(block, nop).def(dividend, GPR).finish();
586        func.build(block, divide)
587            .operand(Operand::read(dividend, GPR).with(Constraint::Fixed(RAX)))
588            .finish();
589
590        let (order, live) = read(&func);
591        let mut assignment = Assignment::empty(func.vregs());
592        assignment.put(dividend, Place::Reg(RAX));
593
594        // Being in the register the instruction wanted is the best answer, not a problem, and the
595        // rewrite writes no move at all for it.
596        assert_eq!(said(&func, &order, &live, &assignment), Vec::<String>::new());
597    }
598
599    #[test]
600    fn a_value_that_can_only_be_read_from_memory_and_is_in_a_register_is_found() {
601        let mut names = Interner::new();
602        let mut func = Func::new(names.intern("f"));
603        let nop = Opcode::new(names.intern("x64.nop"));
604        let wide = Opcode::new(names.intern("x64.wide"));
605        let block = func.create_block();
606        let only = func.new_vreg(GPR);
607        func.build(block, nop).def(only, GPR).finish();
608        func.build(block, wide).operand(Operand::read(only, GPR).with(Constraint::Stack)).finish();
609
610        let (order, live) = read(&func);
611        let mut assignment = Assignment::empty(func.vregs());
612        assignment.put(only, Place::Reg(RAX));
613
614        let said = said(&func, &order, &live, &assignment);
615        assert_eq!(said, ["%0 is not on the stack, and instruction 1 needs it"]);
616    }
617
618    #[test]
619    fn a_two_address_instruction_may_write_the_register_it_read_a_finished_value_from() {
620        let mut names = Interner::new();
621        let mut func = Func::new(names.intern("f"));
622        let nop = Opcode::new(names.intern("x64.nop"));
623        let add = Opcode::new(names.intern("x64.add"));
624        let block = func.create_block();
625        let left = func.new_vreg(GPR);
626        let right = func.new_vreg(GPR);
627        let sum = func.new_vreg(GPR);
628        func.build(block, nop).def(left, GPR).finish();
629        func.build(block, nop).def(right, GPR).finish();
630        func.build(block, add)
631            .operand(Operand::write(sum, GPR).with(Constraint::Reuse(1)))
632            .uses(left, GPR)
633            .uses(right, GPR)
634            .finish();
635        func.build(block, nop).uses(sum, GPR).finish();
636
637        let (order, live) = read(&func);
638        let mut assignment = Assignment::empty(func.vregs());
639        assignment.put(left, Place::Reg(RAX));
640        assignment.put(right, Place::Reg(RCX));
641        assignment.put(sum, Place::Reg(RAX));
642
643        // The left operand is finished with at the addition, so the sum takes its register and
644        // the addition is the one instruction rather than a move and an instruction.
645        assert_eq!(said(&func, &order, &live, &assignment), Vec::<String>::new());
646    }
647
648    #[test]
649    fn a_two_address_instruction_may_not_write_over_a_value_wanted_afterwards() {
650        let mut names = Interner::new();
651        let mut func = Func::new(names.intern("f"));
652        let nop = Opcode::new(names.intern("x64.nop"));
653        let add = Opcode::new(names.intern("x64.add"));
654        let block = func.create_block();
655        let left = func.new_vreg(GPR);
656        let right = func.new_vreg(GPR);
657        let sum = func.new_vreg(GPR);
658        func.build(block, nop).def(left, GPR).finish();
659        func.build(block, nop).def(right, GPR).finish();
660        func.build(block, add)
661            .operand(Operand::write(sum, GPR).with(Constraint::Reuse(1)))
662            .uses(left, GPR)
663            .uses(right, GPR)
664            .finish();
665        func.build(block, nop).uses(sum, GPR).uses(left, GPR).finish();
666
667        let (order, live) = read(&func);
668        let mut assignment = Assignment::empty(func.vregs());
669        assignment.put(left, Place::Reg(RAX));
670        assignment.put(right, Place::Reg(RCX));
671        assignment.put(sum, Place::Reg(RAX));
672
673        // The left operand is read again after the addition, so the addition may not have its
674        // register even though it is the one the addition reads.
675        let said = said(&func, &order, &live, &assignment);
676        assert_eq!(said, ["%0 and %2 are both live and both in register 0"]);
677    }
678
679    #[test]
680    fn a_two_address_instruction_may_not_write_the_register_it_reads_its_other_operand_from() {
681        let mut names = Interner::new();
682        let mut func = Func::new(names.intern("f"));
683        let nop = Opcode::new(names.intern("x64.nop"));
684        let add = Opcode::new(names.intern("x64.add"));
685        let block = func.create_block();
686        let left = func.new_vreg(GPR);
687        let right = func.new_vreg(GPR);
688        let sum = func.new_vreg(GPR);
689        func.build(block, nop).def(left, GPR).finish();
690        func.build(block, nop).def(right, GPR).finish();
691        func.build(block, add)
692            .operand(Operand::write(sum, GPR).with(Constraint::Reuse(1)))
693            .uses(left, GPR)
694            .uses(right, GPR)
695            .finish();
696        func.build(block, nop).uses(sum, GPR).finish();
697
698        let (order, live) = read(&func);
699        let mut assignment = Assignment::empty(func.vregs());
700        assignment.put(left, Place::Reg(RAX));
701        assignment.put(right, Place::Reg(RCX));
702        assignment.put(sum, Place::Reg(RCX));
703
704        // Copying the left operand into the sum's register would destroy the right operand before
705        // the addition has read it, even though both are finished with at the addition.
706        let said = said(&func, &order, &live, &assignment);
707        assert_eq!(said, ["%1 and %2 are both live and both in register 1"]);
708    }
709
710    #[test]
711    fn a_two_address_instruction_may_not_write_the_register_it_read_over_its_own_last_answer() {
712        let mut names = Interner::new();
713        let mut func = Func::new(names.intern("f"));
714        let nop = Opcode::new(names.intern("x64.nop"));
715        let add = Opcode::new(names.intern("x64.add"));
716        let head = func.create_block();
717        let latch = func.create_block();
718        let out = func.create_block();
719        let source = func.new_vreg(GPR);
720        let carried = func.new_vreg(GPR);
721        func.build(head, nop).def(source, GPR).finish();
722        func.build(head, nop).def(carried, GPR).finish();
723        *func.succs_mut(head) = vec![BlockCall::to(latch)];
724        func.build(latch, add)
725            .operand(Operand::write(carried, GPR).with(Constraint::Reuse(1)))
726            .uses(source, GPR)
727            .uses(carried, GPR)
728            .finish();
729        *func.succs_mut(latch) = vec![BlockCall::to(head), BlockCall::to(out)];
730        func.build(out, nop).uses(carried, GPR).finish();
731
732        let (order, live) = read(&func);
733        let mut assignment = Assignment::empty(func.vregs());
734        assignment.put(source, Place::Reg(RAX));
735        assignment.put(carried, Place::Reg(RAX));
736
737        // The source is finished with at the addition, which is what would normally let the answer
738        // have its register. It does not here, because the answer is the one the last turn round
739        // the loop wrote and the addition reads it too, so both are wanted where it reads.
740        let said = said(&func, &order, &live, &assignment);
741        assert_eq!(said, ["%0 and %1 are both live and both in register 0"]);
742    }
743
744    #[test]
745    fn a_two_address_answer_with_a_hole_in_front_of_it_still_may_not_take_the_other_operand() {
746        let mut names = Interner::new();
747        let mut func = Func::new(names.intern("f"));
748        let nop = Opcode::new(names.intern("x64.nop"));
749        let add = Opcode::new(names.intern("x64.add"));
750        let entry = func.create_block();
751        let head = func.create_block();
752        let arm = func.create_block();
753        let latch = func.create_block();
754        let out = func.create_block();
755        let seed = func.new_vreg(GPR);
756        let sum = func.new_vreg(GPR);
757        let inside = func.new_vreg(GPR);
758        let loaded = func.new_vreg(GPR);
759        func.build(entry, nop).def(seed, GPR).finish();
760        func.build(entry, nop).def(sum, GPR).finish();
761        *func.succs_mut(entry) = vec![BlockCall::to(head)];
762        func.build(head, nop).uses(sum, GPR).finish();
763        *func.succs_mut(head) = vec![BlockCall::to(arm), BlockCall::to(latch)];
764        func.build(arm, nop).def(inside, GPR).finish();
765        func.build(arm, nop).uses(inside, GPR).finish();
766        *func.succs_mut(arm) = vec![BlockCall::to(out)];
767        func.build(latch, nop).def(loaded, GPR).finish();
768        func.build(latch, add)
769            .operand(Operand::write(sum, GPR).with(Constraint::Reuse(1)))
770            .uses(seed, GPR)
771            .uses(loaded, GPR)
772            .finish();
773        *func.succs_mut(latch) = vec![BlockCall::to(head), BlockCall::to(out)];
774
775        let (order, live) = read(&func);
776        let mut assignment = Assignment::empty(func.vregs());
777        assignment.put(seed, Place::Reg(RCX));
778        assignment.put(sum, Place::Reg(RAX));
779        assignment.put(inside, Place::Reg(RDX));
780        assignment.put(loaded, Place::Reg(RAX));
781
782        // The answer is live in the entry and the head too, so the piece the addition writes is not
783        // the first one and the arm in between is a hole. Copying the left operand into the answer's
784        // register still destroys the right operand before the addition reads it, and a checker that
785        // added the extra point to the first piece rather than the piece the addition writes saw
786        // nothing wrong with any of it. tamnd/rucc#982.
787        let said = said(&func, &order, &live, &assignment);
788        assert_eq!(said, ["%1 and %3 are both live and both in register 0"]);
789    }
790
791    #[test]
792    fn a_report_names_every_problem() {
793        let mut names = Interner::new();
794        let mut func = Func::new(names.intern("f"));
795        let opcode = Opcode::new(names.intern("x64.nop"));
796        let block = func.create_block();
797        let first = func.new_vreg(GPR);
798        let second = func.new_vreg(GPR);
799        func.build(block, opcode).def(first, GPR).finish();
800        func.build(block, opcode).def(second, GPR).finish();
801        func.build(block, opcode).uses(first, GPR).uses(second, GPR).finish();
802
803        let (order, live) = read(&func);
804        let mut assignment = Assignment::empty(func.vregs());
805        assignment.put(first, Place::Reg(RAX));
806        assignment.put(second, Place::Reg(RAX));
807
808        let problems = check(&func, &order, &live, &assignment);
809        assert_eq!(
810            report(&problems),
811            "the allocation is wrong in 1 place\n  %0 and %1 are both live and both in register 0"
812        );
813        assert_eq!(report(&[]), "the allocation is wrong in 0 places");
814    }
815}