pub type W = W<EP_CONTROL_SPEC>;
Expand description

Register EP_CONTROL%s writer

Aliased Type§

struct W { /* private fields */ }

Implementations§

source§

impl W

source

pub fn buffer_address(&mut self) -> BUFFER_ADDRESS_W<'_, EP_CONTROL_SPEC>

Bits 0:15 - 64 byte aligned buffer address for this EP (bits 0-5 are ignored). Relative to the start of the DPRAM.

source

pub fn interrupt_on_nak(&mut self) -> INTERRUPT_ON_NAK_W<'_, EP_CONTROL_SPEC>

Bit 16 - Trigger an interrupt if a NAK is sent. Intended for debug only.

source

pub fn host_poll_interval( &mut self ) -> HOST_POLL_INTERVAL_W<'_, EP_CONTROL_SPEC>

Bits 16:25 - The interval the host controller should poll this endpoint. Only applicable for interrupt endpoints. Specified in ms - 1. For example: a value of 9 would poll the endpoint every 10ms.

source

pub fn interrupt_on_stall( &mut self ) -> INTERRUPT_ON_STALL_W<'_, EP_CONTROL_SPEC>

Bit 17 - Trigger an interrupt if a STALL is sent. Intended for debug only.

source

pub fn endpoint_type(&mut self) -> ENDPOINT_TYPE_W<'_, EP_CONTROL_SPEC>

Bits 26:27

source

pub fn interrupt_per_double_buff( &mut self ) -> INTERRUPT_PER_DOUBLE_BUFF_W<'_, EP_CONTROL_SPEC>

Bit 28 - Trigger an interrupt each time both buffers are done. Only valid in double buffered mode.

source

pub fn interrupt_per_buff( &mut self ) -> INTERRUPT_PER_BUFF_W<'_, EP_CONTROL_SPEC>

Bit 29 - Trigger an interrupt each time a buffer is done.

source

pub fn double_buffered(&mut self) -> DOUBLE_BUFFERED_W<'_, EP_CONTROL_SPEC>

Bit 30 - This endpoint is double buffered.

source

pub fn enable(&mut self) -> ENABLE_W<'_, EP_CONTROL_SPEC>

Bit 31 - Enable this endpoint. The device will not reply to any packets for this endpoint if this bit is not set.

source

pub unsafe fn bits(&mut self, bits: u32) -> &mut Self

Writes raw bits to the register.

§Safety

Passing incorrect value can cause undefined behaviour. See reference manual