Skip to main content

ra4e1_pac/
icu.rs

1/*
2DISCLAIMER
3This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products.
4No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all
5applicable laws, including copyright laws.
6THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED
7OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
8NON-INFRINGEMENT.  ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY
9LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT,
10INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR
11ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
12Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability
13of this software. By using this software, you agree to the additional terms and conditions found by accessing the
14following link:
15http://www.renesas.com/disclaimer
16
17*/
18// Generated from SVD 1.20.00, with svd2pac 0.6.1 on Sun, 15 Mar 2026 07:04:18 +0000
19
20#![allow(clippy::identity_op)]
21#![allow(clippy::module_inception)]
22#![allow(clippy::derivable_impls)]
23#[allow(unused_imports)]
24use crate::common::sealed;
25#[allow(unused_imports)]
26use crate::common::*;
27#[doc = r"Interrupt Controller"]
28unsafe impl ::core::marker::Send for super::Icu {}
29unsafe impl ::core::marker::Sync for super::Icu {}
30impl super::Icu {
31    #[allow(unused)]
32    #[inline(always)]
33    pub(crate) const fn _svd2pac_as_ptr(&self) -> *mut u8 {
34        self.ptr
35    }
36
37    #[doc = "IRQ Control Register"]
38    #[inline(always)]
39    pub const fn irqcr(
40        &self,
41    ) -> &'static crate::common::ClusterRegisterArray<
42        crate::common::Reg<self::Irqcr_SPEC, crate::common::RW>,
43        10,
44        0x1,
45    > {
46        unsafe {
47            crate::common::ClusterRegisterArray::from_ptr(self._svd2pac_as_ptr().add(0x0usize))
48        }
49    }
50    #[inline(always)]
51    pub const fn irqcr0(&self) -> &'static crate::common::Reg<self::Irqcr_SPEC, crate::common::RW> {
52        unsafe {
53            crate::common::Reg::<self::Irqcr_SPEC, crate::common::RW>::from_ptr(
54                self._svd2pac_as_ptr().add(0x0usize),
55            )
56        }
57    }
58    #[inline(always)]
59    pub const fn irqcr1(&self) -> &'static crate::common::Reg<self::Irqcr_SPEC, crate::common::RW> {
60        unsafe {
61            crate::common::Reg::<self::Irqcr_SPEC, crate::common::RW>::from_ptr(
62                self._svd2pac_as_ptr().add(0x1usize),
63            )
64        }
65    }
66    #[inline(always)]
67    pub const fn irqcr2(&self) -> &'static crate::common::Reg<self::Irqcr_SPEC, crate::common::RW> {
68        unsafe {
69            crate::common::Reg::<self::Irqcr_SPEC, crate::common::RW>::from_ptr(
70                self._svd2pac_as_ptr().add(0x2usize),
71            )
72        }
73    }
74    #[inline(always)]
75    pub const fn irqcr3(&self) -> &'static crate::common::Reg<self::Irqcr_SPEC, crate::common::RW> {
76        unsafe {
77            crate::common::Reg::<self::Irqcr_SPEC, crate::common::RW>::from_ptr(
78                self._svd2pac_as_ptr().add(0x3usize),
79            )
80        }
81    }
82    #[inline(always)]
83    pub const fn irqcr4(&self) -> &'static crate::common::Reg<self::Irqcr_SPEC, crate::common::RW> {
84        unsafe {
85            crate::common::Reg::<self::Irqcr_SPEC, crate::common::RW>::from_ptr(
86                self._svd2pac_as_ptr().add(0x4usize),
87            )
88        }
89    }
90    #[inline(always)]
91    pub const fn irqcr5(&self) -> &'static crate::common::Reg<self::Irqcr_SPEC, crate::common::RW> {
92        unsafe {
93            crate::common::Reg::<self::Irqcr_SPEC, crate::common::RW>::from_ptr(
94                self._svd2pac_as_ptr().add(0x5usize),
95            )
96        }
97    }
98    #[inline(always)]
99    pub const fn irqcr6(&self) -> &'static crate::common::Reg<self::Irqcr_SPEC, crate::common::RW> {
100        unsafe {
101            crate::common::Reg::<self::Irqcr_SPEC, crate::common::RW>::from_ptr(
102                self._svd2pac_as_ptr().add(0x6usize),
103            )
104        }
105    }
106    #[inline(always)]
107    pub const fn irqcr7(&self) -> &'static crate::common::Reg<self::Irqcr_SPEC, crate::common::RW> {
108        unsafe {
109            crate::common::Reg::<self::Irqcr_SPEC, crate::common::RW>::from_ptr(
110                self._svd2pac_as_ptr().add(0x7usize),
111            )
112        }
113    }
114    #[inline(always)]
115    pub const fn irqcr8(&self) -> &'static crate::common::Reg<self::Irqcr_SPEC, crate::common::RW> {
116        unsafe {
117            crate::common::Reg::<self::Irqcr_SPEC, crate::common::RW>::from_ptr(
118                self._svd2pac_as_ptr().add(0x8usize),
119            )
120        }
121    }
122    #[inline(always)]
123    pub const fn irqcr9(&self) -> &'static crate::common::Reg<self::Irqcr_SPEC, crate::common::RW> {
124        unsafe {
125            crate::common::Reg::<self::Irqcr_SPEC, crate::common::RW>::from_ptr(
126                self._svd2pac_as_ptr().add(0x9usize),
127            )
128        }
129    }
130
131    #[doc = "IRQ Control Register 13"]
132    #[inline(always)]
133    pub const fn irqcr13(
134        &self,
135    ) -> &'static crate::common::Reg<self::Irqcr13_SPEC, crate::common::RW> {
136        unsafe {
137            crate::common::Reg::<self::Irqcr13_SPEC, crate::common::RW>::from_ptr(
138                self._svd2pac_as_ptr().add(13usize),
139            )
140        }
141    }
142
143    #[doc = "NMI Pin Interrupt Control Register"]
144    #[inline(always)]
145    pub const fn nmicr(&self) -> &'static crate::common::Reg<self::Nmicr_SPEC, crate::common::RW> {
146        unsafe {
147            crate::common::Reg::<self::Nmicr_SPEC, crate::common::RW>::from_ptr(
148                self._svd2pac_as_ptr().add(256usize),
149            )
150        }
151    }
152
153    #[doc = "Non-Maskable Interrupt Enable Register"]
154    #[inline(always)]
155    pub const fn nmier(&self) -> &'static crate::common::Reg<self::Nmier_SPEC, crate::common::RW> {
156        unsafe {
157            crate::common::Reg::<self::Nmier_SPEC, crate::common::RW>::from_ptr(
158                self._svd2pac_as_ptr().add(288usize),
159            )
160        }
161    }
162
163    #[doc = "Non-Maskable Interrupt Status Clear Register"]
164    #[inline(always)]
165    pub const fn nmiclr(
166        &self,
167    ) -> &'static crate::common::Reg<self::Nmiclr_SPEC, crate::common::RW> {
168        unsafe {
169            crate::common::Reg::<self::Nmiclr_SPEC, crate::common::RW>::from_ptr(
170                self._svd2pac_as_ptr().add(304usize),
171            )
172        }
173    }
174
175    #[doc = "Non-Maskable Interrupt Status Register"]
176    #[inline(always)]
177    pub const fn nmisr(&self) -> &'static crate::common::Reg<self::Nmisr_SPEC, crate::common::R> {
178        unsafe {
179            crate::common::Reg::<self::Nmisr_SPEC, crate::common::R>::from_ptr(
180                self._svd2pac_as_ptr().add(320usize),
181            )
182        }
183    }
184
185    #[doc = "Wake Up Interrupt Enable Register 0"]
186    #[inline(always)]
187    pub const fn wupen0(
188        &self,
189    ) -> &'static crate::common::Reg<self::Wupen0_SPEC, crate::common::RW> {
190        unsafe {
191            crate::common::Reg::<self::Wupen0_SPEC, crate::common::RW>::from_ptr(
192                self._svd2pac_as_ptr().add(416usize),
193            )
194        }
195    }
196
197    #[doc = "Wake Up interrupt enable register 1"]
198    #[inline(always)]
199    pub const fn wupen1(
200        &self,
201    ) -> &'static crate::common::Reg<self::Wupen1_SPEC, crate::common::RW> {
202        unsafe {
203            crate::common::Reg::<self::Wupen1_SPEC, crate::common::RW>::from_ptr(
204                self._svd2pac_as_ptr().add(420usize),
205            )
206        }
207    }
208
209    #[doc = "SYS Event Link Setting Register"]
210    #[inline(always)]
211    pub const fn selsr0(
212        &self,
213    ) -> &'static crate::common::Reg<self::Selsr0_SPEC, crate::common::RW> {
214        unsafe {
215            crate::common::Reg::<self::Selsr0_SPEC, crate::common::RW>::from_ptr(
216                self._svd2pac_as_ptr().add(512usize),
217            )
218        }
219    }
220
221    #[doc = "DMAC Event Link Setting Register %s"]
222    #[inline(always)]
223    pub const fn delsr(
224        &self,
225    ) -> &'static crate::common::ClusterRegisterArray<
226        crate::common::Reg<self::Delsr_SPEC, crate::common::RW>,
227        8,
228        0x4,
229    > {
230        unsafe {
231            crate::common::ClusterRegisterArray::from_ptr(self._svd2pac_as_ptr().add(0x280usize))
232        }
233    }
234    #[inline(always)]
235    pub const fn delsr0(&self) -> &'static crate::common::Reg<self::Delsr_SPEC, crate::common::RW> {
236        unsafe {
237            crate::common::Reg::<self::Delsr_SPEC, crate::common::RW>::from_ptr(
238                self._svd2pac_as_ptr().add(0x280usize),
239            )
240        }
241    }
242    #[inline(always)]
243    pub const fn delsr1(&self) -> &'static crate::common::Reg<self::Delsr_SPEC, crate::common::RW> {
244        unsafe {
245            crate::common::Reg::<self::Delsr_SPEC, crate::common::RW>::from_ptr(
246                self._svd2pac_as_ptr().add(0x284usize),
247            )
248        }
249    }
250    #[inline(always)]
251    pub const fn delsr2(&self) -> &'static crate::common::Reg<self::Delsr_SPEC, crate::common::RW> {
252        unsafe {
253            crate::common::Reg::<self::Delsr_SPEC, crate::common::RW>::from_ptr(
254                self._svd2pac_as_ptr().add(0x288usize),
255            )
256        }
257    }
258    #[inline(always)]
259    pub const fn delsr3(&self) -> &'static crate::common::Reg<self::Delsr_SPEC, crate::common::RW> {
260        unsafe {
261            crate::common::Reg::<self::Delsr_SPEC, crate::common::RW>::from_ptr(
262                self._svd2pac_as_ptr().add(0x28cusize),
263            )
264        }
265    }
266    #[inline(always)]
267    pub const fn delsr4(&self) -> &'static crate::common::Reg<self::Delsr_SPEC, crate::common::RW> {
268        unsafe {
269            crate::common::Reg::<self::Delsr_SPEC, crate::common::RW>::from_ptr(
270                self._svd2pac_as_ptr().add(0x290usize),
271            )
272        }
273    }
274    #[inline(always)]
275    pub const fn delsr5(&self) -> &'static crate::common::Reg<self::Delsr_SPEC, crate::common::RW> {
276        unsafe {
277            crate::common::Reg::<self::Delsr_SPEC, crate::common::RW>::from_ptr(
278                self._svd2pac_as_ptr().add(0x294usize),
279            )
280        }
281    }
282    #[inline(always)]
283    pub const fn delsr6(&self) -> &'static crate::common::Reg<self::Delsr_SPEC, crate::common::RW> {
284        unsafe {
285            crate::common::Reg::<self::Delsr_SPEC, crate::common::RW>::from_ptr(
286                self._svd2pac_as_ptr().add(0x298usize),
287            )
288        }
289    }
290    #[inline(always)]
291    pub const fn delsr7(&self) -> &'static crate::common::Reg<self::Delsr_SPEC, crate::common::RW> {
292        unsafe {
293            crate::common::Reg::<self::Delsr_SPEC, crate::common::RW>::from_ptr(
294                self._svd2pac_as_ptr().add(0x29cusize),
295            )
296        }
297    }
298
299    #[doc = "ICU Event Link Setting Register %s"]
300    #[inline(always)]
301    pub const fn ielsr(
302        &self,
303    ) -> &'static crate::common::ClusterRegisterArray<
304        crate::common::Reg<self::Ielsr_SPEC, crate::common::RW>,
305        96,
306        0x4,
307    > {
308        unsafe {
309            crate::common::ClusterRegisterArray::from_ptr(self._svd2pac_as_ptr().add(0x300usize))
310        }
311    }
312    #[inline(always)]
313    pub const fn ielsr0(&self) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
314        unsafe {
315            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
316                self._svd2pac_as_ptr().add(0x300usize),
317            )
318        }
319    }
320    #[inline(always)]
321    pub const fn ielsr1(&self) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
322        unsafe {
323            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
324                self._svd2pac_as_ptr().add(0x304usize),
325            )
326        }
327    }
328    #[inline(always)]
329    pub const fn ielsr2(&self) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
330        unsafe {
331            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
332                self._svd2pac_as_ptr().add(0x308usize),
333            )
334        }
335    }
336    #[inline(always)]
337    pub const fn ielsr3(&self) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
338        unsafe {
339            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
340                self._svd2pac_as_ptr().add(0x30cusize),
341            )
342        }
343    }
344    #[inline(always)]
345    pub const fn ielsr4(&self) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
346        unsafe {
347            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
348                self._svd2pac_as_ptr().add(0x310usize),
349            )
350        }
351    }
352    #[inline(always)]
353    pub const fn ielsr5(&self) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
354        unsafe {
355            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
356                self._svd2pac_as_ptr().add(0x314usize),
357            )
358        }
359    }
360    #[inline(always)]
361    pub const fn ielsr6(&self) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
362        unsafe {
363            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
364                self._svd2pac_as_ptr().add(0x318usize),
365            )
366        }
367    }
368    #[inline(always)]
369    pub const fn ielsr7(&self) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
370        unsafe {
371            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
372                self._svd2pac_as_ptr().add(0x31cusize),
373            )
374        }
375    }
376    #[inline(always)]
377    pub const fn ielsr8(&self) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
378        unsafe {
379            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
380                self._svd2pac_as_ptr().add(0x320usize),
381            )
382        }
383    }
384    #[inline(always)]
385    pub const fn ielsr9(&self) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
386        unsafe {
387            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
388                self._svd2pac_as_ptr().add(0x324usize),
389            )
390        }
391    }
392    #[inline(always)]
393    pub const fn ielsr10(
394        &self,
395    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
396        unsafe {
397            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
398                self._svd2pac_as_ptr().add(0x328usize),
399            )
400        }
401    }
402    #[inline(always)]
403    pub const fn ielsr11(
404        &self,
405    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
406        unsafe {
407            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
408                self._svd2pac_as_ptr().add(0x32cusize),
409            )
410        }
411    }
412    #[inline(always)]
413    pub const fn ielsr12(
414        &self,
415    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
416        unsafe {
417            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
418                self._svd2pac_as_ptr().add(0x330usize),
419            )
420        }
421    }
422    #[inline(always)]
423    pub const fn ielsr13(
424        &self,
425    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
426        unsafe {
427            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
428                self._svd2pac_as_ptr().add(0x334usize),
429            )
430        }
431    }
432    #[inline(always)]
433    pub const fn ielsr14(
434        &self,
435    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
436        unsafe {
437            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
438                self._svd2pac_as_ptr().add(0x338usize),
439            )
440        }
441    }
442    #[inline(always)]
443    pub const fn ielsr15(
444        &self,
445    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
446        unsafe {
447            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
448                self._svd2pac_as_ptr().add(0x33cusize),
449            )
450        }
451    }
452    #[inline(always)]
453    pub const fn ielsr16(
454        &self,
455    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
456        unsafe {
457            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
458                self._svd2pac_as_ptr().add(0x340usize),
459            )
460        }
461    }
462    #[inline(always)]
463    pub const fn ielsr17(
464        &self,
465    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
466        unsafe {
467            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
468                self._svd2pac_as_ptr().add(0x344usize),
469            )
470        }
471    }
472    #[inline(always)]
473    pub const fn ielsr18(
474        &self,
475    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
476        unsafe {
477            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
478                self._svd2pac_as_ptr().add(0x348usize),
479            )
480        }
481    }
482    #[inline(always)]
483    pub const fn ielsr19(
484        &self,
485    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
486        unsafe {
487            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
488                self._svd2pac_as_ptr().add(0x34cusize),
489            )
490        }
491    }
492    #[inline(always)]
493    pub const fn ielsr20(
494        &self,
495    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
496        unsafe {
497            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
498                self._svd2pac_as_ptr().add(0x350usize),
499            )
500        }
501    }
502    #[inline(always)]
503    pub const fn ielsr21(
504        &self,
505    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
506        unsafe {
507            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
508                self._svd2pac_as_ptr().add(0x354usize),
509            )
510        }
511    }
512    #[inline(always)]
513    pub const fn ielsr22(
514        &self,
515    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
516        unsafe {
517            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
518                self._svd2pac_as_ptr().add(0x358usize),
519            )
520        }
521    }
522    #[inline(always)]
523    pub const fn ielsr23(
524        &self,
525    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
526        unsafe {
527            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
528                self._svd2pac_as_ptr().add(0x35cusize),
529            )
530        }
531    }
532    #[inline(always)]
533    pub const fn ielsr24(
534        &self,
535    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
536        unsafe {
537            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
538                self._svd2pac_as_ptr().add(0x360usize),
539            )
540        }
541    }
542    #[inline(always)]
543    pub const fn ielsr25(
544        &self,
545    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
546        unsafe {
547            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
548                self._svd2pac_as_ptr().add(0x364usize),
549            )
550        }
551    }
552    #[inline(always)]
553    pub const fn ielsr26(
554        &self,
555    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
556        unsafe {
557            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
558                self._svd2pac_as_ptr().add(0x368usize),
559            )
560        }
561    }
562    #[inline(always)]
563    pub const fn ielsr27(
564        &self,
565    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
566        unsafe {
567            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
568                self._svd2pac_as_ptr().add(0x36cusize),
569            )
570        }
571    }
572    #[inline(always)]
573    pub const fn ielsr28(
574        &self,
575    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
576        unsafe {
577            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
578                self._svd2pac_as_ptr().add(0x370usize),
579            )
580        }
581    }
582    #[inline(always)]
583    pub const fn ielsr29(
584        &self,
585    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
586        unsafe {
587            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
588                self._svd2pac_as_ptr().add(0x374usize),
589            )
590        }
591    }
592    #[inline(always)]
593    pub const fn ielsr30(
594        &self,
595    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
596        unsafe {
597            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
598                self._svd2pac_as_ptr().add(0x378usize),
599            )
600        }
601    }
602    #[inline(always)]
603    pub const fn ielsr31(
604        &self,
605    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
606        unsafe {
607            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
608                self._svd2pac_as_ptr().add(0x37cusize),
609            )
610        }
611    }
612    #[inline(always)]
613    pub const fn ielsr32(
614        &self,
615    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
616        unsafe {
617            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
618                self._svd2pac_as_ptr().add(0x380usize),
619            )
620        }
621    }
622    #[inline(always)]
623    pub const fn ielsr33(
624        &self,
625    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
626        unsafe {
627            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
628                self._svd2pac_as_ptr().add(0x384usize),
629            )
630        }
631    }
632    #[inline(always)]
633    pub const fn ielsr34(
634        &self,
635    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
636        unsafe {
637            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
638                self._svd2pac_as_ptr().add(0x388usize),
639            )
640        }
641    }
642    #[inline(always)]
643    pub const fn ielsr35(
644        &self,
645    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
646        unsafe {
647            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
648                self._svd2pac_as_ptr().add(0x38cusize),
649            )
650        }
651    }
652    #[inline(always)]
653    pub const fn ielsr36(
654        &self,
655    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
656        unsafe {
657            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
658                self._svd2pac_as_ptr().add(0x390usize),
659            )
660        }
661    }
662    #[inline(always)]
663    pub const fn ielsr37(
664        &self,
665    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
666        unsafe {
667            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
668                self._svd2pac_as_ptr().add(0x394usize),
669            )
670        }
671    }
672    #[inline(always)]
673    pub const fn ielsr38(
674        &self,
675    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
676        unsafe {
677            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
678                self._svd2pac_as_ptr().add(0x398usize),
679            )
680        }
681    }
682    #[inline(always)]
683    pub const fn ielsr39(
684        &self,
685    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
686        unsafe {
687            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
688                self._svd2pac_as_ptr().add(0x39cusize),
689            )
690        }
691    }
692    #[inline(always)]
693    pub const fn ielsr40(
694        &self,
695    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
696        unsafe {
697            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
698                self._svd2pac_as_ptr().add(0x3a0usize),
699            )
700        }
701    }
702    #[inline(always)]
703    pub const fn ielsr41(
704        &self,
705    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
706        unsafe {
707            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
708                self._svd2pac_as_ptr().add(0x3a4usize),
709            )
710        }
711    }
712    #[inline(always)]
713    pub const fn ielsr42(
714        &self,
715    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
716        unsafe {
717            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
718                self._svd2pac_as_ptr().add(0x3a8usize),
719            )
720        }
721    }
722    #[inline(always)]
723    pub const fn ielsr43(
724        &self,
725    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
726        unsafe {
727            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
728                self._svd2pac_as_ptr().add(0x3acusize),
729            )
730        }
731    }
732    #[inline(always)]
733    pub const fn ielsr44(
734        &self,
735    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
736        unsafe {
737            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
738                self._svd2pac_as_ptr().add(0x3b0usize),
739            )
740        }
741    }
742    #[inline(always)]
743    pub const fn ielsr45(
744        &self,
745    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
746        unsafe {
747            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
748                self._svd2pac_as_ptr().add(0x3b4usize),
749            )
750        }
751    }
752    #[inline(always)]
753    pub const fn ielsr46(
754        &self,
755    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
756        unsafe {
757            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
758                self._svd2pac_as_ptr().add(0x3b8usize),
759            )
760        }
761    }
762    #[inline(always)]
763    pub const fn ielsr47(
764        &self,
765    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
766        unsafe {
767            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
768                self._svd2pac_as_ptr().add(0x3bcusize),
769            )
770        }
771    }
772    #[inline(always)]
773    pub const fn ielsr48(
774        &self,
775    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
776        unsafe {
777            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
778                self._svd2pac_as_ptr().add(0x3c0usize),
779            )
780        }
781    }
782    #[inline(always)]
783    pub const fn ielsr49(
784        &self,
785    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
786        unsafe {
787            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
788                self._svd2pac_as_ptr().add(0x3c4usize),
789            )
790        }
791    }
792    #[inline(always)]
793    pub const fn ielsr50(
794        &self,
795    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
796        unsafe {
797            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
798                self._svd2pac_as_ptr().add(0x3c8usize),
799            )
800        }
801    }
802    #[inline(always)]
803    pub const fn ielsr51(
804        &self,
805    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
806        unsafe {
807            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
808                self._svd2pac_as_ptr().add(0x3ccusize),
809            )
810        }
811    }
812    #[inline(always)]
813    pub const fn ielsr52(
814        &self,
815    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
816        unsafe {
817            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
818                self._svd2pac_as_ptr().add(0x3d0usize),
819            )
820        }
821    }
822    #[inline(always)]
823    pub const fn ielsr53(
824        &self,
825    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
826        unsafe {
827            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
828                self._svd2pac_as_ptr().add(0x3d4usize),
829            )
830        }
831    }
832    #[inline(always)]
833    pub const fn ielsr54(
834        &self,
835    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
836        unsafe {
837            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
838                self._svd2pac_as_ptr().add(0x3d8usize),
839            )
840        }
841    }
842    #[inline(always)]
843    pub const fn ielsr55(
844        &self,
845    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
846        unsafe {
847            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
848                self._svd2pac_as_ptr().add(0x3dcusize),
849            )
850        }
851    }
852    #[inline(always)]
853    pub const fn ielsr56(
854        &self,
855    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
856        unsafe {
857            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
858                self._svd2pac_as_ptr().add(0x3e0usize),
859            )
860        }
861    }
862    #[inline(always)]
863    pub const fn ielsr57(
864        &self,
865    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
866        unsafe {
867            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
868                self._svd2pac_as_ptr().add(0x3e4usize),
869            )
870        }
871    }
872    #[inline(always)]
873    pub const fn ielsr58(
874        &self,
875    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
876        unsafe {
877            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
878                self._svd2pac_as_ptr().add(0x3e8usize),
879            )
880        }
881    }
882    #[inline(always)]
883    pub const fn ielsr59(
884        &self,
885    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
886        unsafe {
887            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
888                self._svd2pac_as_ptr().add(0x3ecusize),
889            )
890        }
891    }
892    #[inline(always)]
893    pub const fn ielsr60(
894        &self,
895    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
896        unsafe {
897            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
898                self._svd2pac_as_ptr().add(0x3f0usize),
899            )
900        }
901    }
902    #[inline(always)]
903    pub const fn ielsr61(
904        &self,
905    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
906        unsafe {
907            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
908                self._svd2pac_as_ptr().add(0x3f4usize),
909            )
910        }
911    }
912    #[inline(always)]
913    pub const fn ielsr62(
914        &self,
915    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
916        unsafe {
917            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
918                self._svd2pac_as_ptr().add(0x3f8usize),
919            )
920        }
921    }
922    #[inline(always)]
923    pub const fn ielsr63(
924        &self,
925    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
926        unsafe {
927            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
928                self._svd2pac_as_ptr().add(0x3fcusize),
929            )
930        }
931    }
932    #[inline(always)]
933    pub const fn ielsr64(
934        &self,
935    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
936        unsafe {
937            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
938                self._svd2pac_as_ptr().add(0x400usize),
939            )
940        }
941    }
942    #[inline(always)]
943    pub const fn ielsr65(
944        &self,
945    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
946        unsafe {
947            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
948                self._svd2pac_as_ptr().add(0x404usize),
949            )
950        }
951    }
952    #[inline(always)]
953    pub const fn ielsr66(
954        &self,
955    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
956        unsafe {
957            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
958                self._svd2pac_as_ptr().add(0x408usize),
959            )
960        }
961    }
962    #[inline(always)]
963    pub const fn ielsr67(
964        &self,
965    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
966        unsafe {
967            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
968                self._svd2pac_as_ptr().add(0x40cusize),
969            )
970        }
971    }
972    #[inline(always)]
973    pub const fn ielsr68(
974        &self,
975    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
976        unsafe {
977            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
978                self._svd2pac_as_ptr().add(0x410usize),
979            )
980        }
981    }
982    #[inline(always)]
983    pub const fn ielsr69(
984        &self,
985    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
986        unsafe {
987            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
988                self._svd2pac_as_ptr().add(0x414usize),
989            )
990        }
991    }
992    #[inline(always)]
993    pub const fn ielsr70(
994        &self,
995    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
996        unsafe {
997            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
998                self._svd2pac_as_ptr().add(0x418usize),
999            )
1000        }
1001    }
1002    #[inline(always)]
1003    pub const fn ielsr71(
1004        &self,
1005    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
1006        unsafe {
1007            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
1008                self._svd2pac_as_ptr().add(0x41cusize),
1009            )
1010        }
1011    }
1012    #[inline(always)]
1013    pub const fn ielsr72(
1014        &self,
1015    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
1016        unsafe {
1017            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
1018                self._svd2pac_as_ptr().add(0x420usize),
1019            )
1020        }
1021    }
1022    #[inline(always)]
1023    pub const fn ielsr73(
1024        &self,
1025    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
1026        unsafe {
1027            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
1028                self._svd2pac_as_ptr().add(0x424usize),
1029            )
1030        }
1031    }
1032    #[inline(always)]
1033    pub const fn ielsr74(
1034        &self,
1035    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
1036        unsafe {
1037            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
1038                self._svd2pac_as_ptr().add(0x428usize),
1039            )
1040        }
1041    }
1042    #[inline(always)]
1043    pub const fn ielsr75(
1044        &self,
1045    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
1046        unsafe {
1047            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
1048                self._svd2pac_as_ptr().add(0x42cusize),
1049            )
1050        }
1051    }
1052    #[inline(always)]
1053    pub const fn ielsr76(
1054        &self,
1055    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
1056        unsafe {
1057            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
1058                self._svd2pac_as_ptr().add(0x430usize),
1059            )
1060        }
1061    }
1062    #[inline(always)]
1063    pub const fn ielsr77(
1064        &self,
1065    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
1066        unsafe {
1067            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
1068                self._svd2pac_as_ptr().add(0x434usize),
1069            )
1070        }
1071    }
1072    #[inline(always)]
1073    pub const fn ielsr78(
1074        &self,
1075    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
1076        unsafe {
1077            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
1078                self._svd2pac_as_ptr().add(0x438usize),
1079            )
1080        }
1081    }
1082    #[inline(always)]
1083    pub const fn ielsr79(
1084        &self,
1085    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
1086        unsafe {
1087            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
1088                self._svd2pac_as_ptr().add(0x43cusize),
1089            )
1090        }
1091    }
1092    #[inline(always)]
1093    pub const fn ielsr80(
1094        &self,
1095    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
1096        unsafe {
1097            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
1098                self._svd2pac_as_ptr().add(0x440usize),
1099            )
1100        }
1101    }
1102    #[inline(always)]
1103    pub const fn ielsr81(
1104        &self,
1105    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
1106        unsafe {
1107            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
1108                self._svd2pac_as_ptr().add(0x444usize),
1109            )
1110        }
1111    }
1112    #[inline(always)]
1113    pub const fn ielsr82(
1114        &self,
1115    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
1116        unsafe {
1117            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
1118                self._svd2pac_as_ptr().add(0x448usize),
1119            )
1120        }
1121    }
1122    #[inline(always)]
1123    pub const fn ielsr83(
1124        &self,
1125    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
1126        unsafe {
1127            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
1128                self._svd2pac_as_ptr().add(0x44cusize),
1129            )
1130        }
1131    }
1132    #[inline(always)]
1133    pub const fn ielsr84(
1134        &self,
1135    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
1136        unsafe {
1137            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
1138                self._svd2pac_as_ptr().add(0x450usize),
1139            )
1140        }
1141    }
1142    #[inline(always)]
1143    pub const fn ielsr85(
1144        &self,
1145    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
1146        unsafe {
1147            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
1148                self._svd2pac_as_ptr().add(0x454usize),
1149            )
1150        }
1151    }
1152    #[inline(always)]
1153    pub const fn ielsr86(
1154        &self,
1155    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
1156        unsafe {
1157            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
1158                self._svd2pac_as_ptr().add(0x458usize),
1159            )
1160        }
1161    }
1162    #[inline(always)]
1163    pub const fn ielsr87(
1164        &self,
1165    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
1166        unsafe {
1167            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
1168                self._svd2pac_as_ptr().add(0x45cusize),
1169            )
1170        }
1171    }
1172    #[inline(always)]
1173    pub const fn ielsr88(
1174        &self,
1175    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
1176        unsafe {
1177            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
1178                self._svd2pac_as_ptr().add(0x460usize),
1179            )
1180        }
1181    }
1182    #[inline(always)]
1183    pub const fn ielsr89(
1184        &self,
1185    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
1186        unsafe {
1187            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
1188                self._svd2pac_as_ptr().add(0x464usize),
1189            )
1190        }
1191    }
1192    #[inline(always)]
1193    pub const fn ielsr90(
1194        &self,
1195    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
1196        unsafe {
1197            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
1198                self._svd2pac_as_ptr().add(0x468usize),
1199            )
1200        }
1201    }
1202    #[inline(always)]
1203    pub const fn ielsr91(
1204        &self,
1205    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
1206        unsafe {
1207            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
1208                self._svd2pac_as_ptr().add(0x46cusize),
1209            )
1210        }
1211    }
1212    #[inline(always)]
1213    pub const fn ielsr92(
1214        &self,
1215    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
1216        unsafe {
1217            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
1218                self._svd2pac_as_ptr().add(0x470usize),
1219            )
1220        }
1221    }
1222    #[inline(always)]
1223    pub const fn ielsr93(
1224        &self,
1225    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
1226        unsafe {
1227            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
1228                self._svd2pac_as_ptr().add(0x474usize),
1229            )
1230        }
1231    }
1232    #[inline(always)]
1233    pub const fn ielsr94(
1234        &self,
1235    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
1236        unsafe {
1237            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
1238                self._svd2pac_as_ptr().add(0x478usize),
1239            )
1240        }
1241    }
1242    #[inline(always)]
1243    pub const fn ielsr95(
1244        &self,
1245    ) -> &'static crate::common::Reg<self::Ielsr_SPEC, crate::common::RW> {
1246        unsafe {
1247            crate::common::Reg::<self::Ielsr_SPEC, crate::common::RW>::from_ptr(
1248                self._svd2pac_as_ptr().add(0x47cusize),
1249            )
1250        }
1251    }
1252}
1253#[doc(hidden)]
1254#[derive(Copy, Clone, Eq, PartialEq)]
1255pub struct Irqcr_SPEC;
1256impl crate::sealed::RegSpec for Irqcr_SPEC {
1257    type DataType = u8;
1258}
1259
1260#[doc = "IRQ Control Register"]
1261pub type Irqcr = crate::RegValueT<Irqcr_SPEC>;
1262
1263impl Irqcr {
1264    #[doc = "IRQi Detection Sense Select"]
1265    #[inline(always)]
1266    pub fn irqmd(
1267        self,
1268    ) -> crate::common::RegisterField<
1269        0,
1270        0x3,
1271        1,
1272        0,
1273        irqcr::Irqmd,
1274        irqcr::Irqmd,
1275        Irqcr_SPEC,
1276        crate::common::RW,
1277    > {
1278        crate::common::RegisterField::<
1279            0,
1280            0x3,
1281            1,
1282            0,
1283            irqcr::Irqmd,
1284            irqcr::Irqmd,
1285            Irqcr_SPEC,
1286            crate::common::RW,
1287        >::from_register(self, 0)
1288    }
1289
1290    #[doc = "IRQi Digital Filter Sampling Clock Select"]
1291    #[inline(always)]
1292    pub fn fclksel(
1293        self,
1294    ) -> crate::common::RegisterField<
1295        4,
1296        0x3,
1297        1,
1298        0,
1299        irqcr::Fclksel,
1300        irqcr::Fclksel,
1301        Irqcr_SPEC,
1302        crate::common::RW,
1303    > {
1304        crate::common::RegisterField::<
1305            4,
1306            0x3,
1307            1,
1308            0,
1309            irqcr::Fclksel,
1310            irqcr::Fclksel,
1311            Irqcr_SPEC,
1312            crate::common::RW,
1313        >::from_register(self, 0)
1314    }
1315
1316    #[doc = "IRQi Digital Filter Enable"]
1317    #[inline(always)]
1318    pub fn flten(
1319        self,
1320    ) -> crate::common::RegisterField<
1321        7,
1322        0x1,
1323        1,
1324        0,
1325        irqcr::Flten,
1326        irqcr::Flten,
1327        Irqcr_SPEC,
1328        crate::common::RW,
1329    > {
1330        crate::common::RegisterField::<
1331            7,
1332            0x1,
1333            1,
1334            0,
1335            irqcr::Flten,
1336            irqcr::Flten,
1337            Irqcr_SPEC,
1338            crate::common::RW,
1339        >::from_register(self, 0)
1340    }
1341}
1342impl ::core::default::Default for Irqcr {
1343    #[inline(always)]
1344    fn default() -> Irqcr {
1345        <crate::RegValueT<Irqcr_SPEC> as RegisterValue<_>>::new(0)
1346    }
1347}
1348pub mod irqcr {
1349
1350    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
1351    pub struct Irqmd_SPEC;
1352    pub type Irqmd = crate::EnumBitfieldStruct<u8, Irqmd_SPEC>;
1353    impl Irqmd {
1354        #[doc = "Falling edge"]
1355        pub const _00: Self = Self::new(0);
1356
1357        #[doc = "Rising edge"]
1358        pub const _01: Self = Self::new(1);
1359
1360        #[doc = "Rising and falling edges"]
1361        pub const _10: Self = Self::new(2);
1362
1363        #[doc = "Low level"]
1364        pub const _11: Self = Self::new(3);
1365    }
1366    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
1367    pub struct Fclksel_SPEC;
1368    pub type Fclksel = crate::EnumBitfieldStruct<u8, Fclksel_SPEC>;
1369    impl Fclksel {
1370        #[doc = "PCLKB"]
1371        pub const _00: Self = Self::new(0);
1372
1373        #[doc = "PCLKB/8"]
1374        pub const _01: Self = Self::new(1);
1375
1376        #[doc = "PCLKB/32"]
1377        pub const _10: Self = Self::new(2);
1378
1379        #[doc = "PCLKB/64"]
1380        pub const _11: Self = Self::new(3);
1381    }
1382    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
1383    pub struct Flten_SPEC;
1384    pub type Flten = crate::EnumBitfieldStruct<u8, Flten_SPEC>;
1385    impl Flten {
1386        #[doc = "Digital filter is disabled"]
1387        pub const _0: Self = Self::new(0);
1388
1389        #[doc = "Digital filter is enabled."]
1390        pub const _1: Self = Self::new(1);
1391    }
1392}
1393#[doc(hidden)]
1394#[derive(Copy, Clone, Eq, PartialEq)]
1395pub struct Irqcr13_SPEC;
1396impl crate::sealed::RegSpec for Irqcr13_SPEC {
1397    type DataType = u8;
1398}
1399
1400#[doc = "IRQ Control Register 13"]
1401pub type Irqcr13 = crate::RegValueT<Irqcr13_SPEC>;
1402
1403impl Irqcr13 {
1404    #[doc = "IRQi Detection Sense Select"]
1405    #[inline(always)]
1406    pub fn irqmd(
1407        self,
1408    ) -> crate::common::RegisterField<
1409        0,
1410        0x3,
1411        1,
1412        0,
1413        irqcr13::Irqmd,
1414        irqcr13::Irqmd,
1415        Irqcr13_SPEC,
1416        crate::common::RW,
1417    > {
1418        crate::common::RegisterField::<
1419            0,
1420            0x3,
1421            1,
1422            0,
1423            irqcr13::Irqmd,
1424            irqcr13::Irqmd,
1425            Irqcr13_SPEC,
1426            crate::common::RW,
1427        >::from_register(self, 0)
1428    }
1429
1430    #[doc = "IRQi Digital Filter Sampling Clock Select"]
1431    #[inline(always)]
1432    pub fn fclksel(
1433        self,
1434    ) -> crate::common::RegisterField<
1435        4,
1436        0x3,
1437        1,
1438        0,
1439        irqcr13::Fclksel,
1440        irqcr13::Fclksel,
1441        Irqcr13_SPEC,
1442        crate::common::RW,
1443    > {
1444        crate::common::RegisterField::<
1445            4,
1446            0x3,
1447            1,
1448            0,
1449            irqcr13::Fclksel,
1450            irqcr13::Fclksel,
1451            Irqcr13_SPEC,
1452            crate::common::RW,
1453        >::from_register(self, 0)
1454    }
1455
1456    #[doc = "IRQi Digital Filter Enable"]
1457    #[inline(always)]
1458    pub fn flten(
1459        self,
1460    ) -> crate::common::RegisterField<
1461        7,
1462        0x1,
1463        1,
1464        0,
1465        irqcr13::Flten,
1466        irqcr13::Flten,
1467        Irqcr13_SPEC,
1468        crate::common::RW,
1469    > {
1470        crate::common::RegisterField::<
1471            7,
1472            0x1,
1473            1,
1474            0,
1475            irqcr13::Flten,
1476            irqcr13::Flten,
1477            Irqcr13_SPEC,
1478            crate::common::RW,
1479        >::from_register(self, 0)
1480    }
1481}
1482impl ::core::default::Default for Irqcr13 {
1483    #[inline(always)]
1484    fn default() -> Irqcr13 {
1485        <crate::RegValueT<Irqcr13_SPEC> as RegisterValue<_>>::new(0)
1486    }
1487}
1488pub mod irqcr13 {
1489
1490    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
1491    pub struct Irqmd_SPEC;
1492    pub type Irqmd = crate::EnumBitfieldStruct<u8, Irqmd_SPEC>;
1493    impl Irqmd {
1494        #[doc = "Falling edge"]
1495        pub const _00: Self = Self::new(0);
1496
1497        #[doc = "Rising edge"]
1498        pub const _01: Self = Self::new(1);
1499
1500        #[doc = "Rising and falling edges"]
1501        pub const _10: Self = Self::new(2);
1502
1503        #[doc = "Low level"]
1504        pub const _11: Self = Self::new(3);
1505    }
1506    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
1507    pub struct Fclksel_SPEC;
1508    pub type Fclksel = crate::EnumBitfieldStruct<u8, Fclksel_SPEC>;
1509    impl Fclksel {
1510        #[doc = "PCLKB"]
1511        pub const _00: Self = Self::new(0);
1512
1513        #[doc = "PCLKB/8"]
1514        pub const _01: Self = Self::new(1);
1515
1516        #[doc = "PCLKB/32"]
1517        pub const _10: Self = Self::new(2);
1518
1519        #[doc = "PCLKB/64"]
1520        pub const _11: Self = Self::new(3);
1521    }
1522    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
1523    pub struct Flten_SPEC;
1524    pub type Flten = crate::EnumBitfieldStruct<u8, Flten_SPEC>;
1525    impl Flten {
1526        #[doc = "Digital filter is disabled"]
1527        pub const _0: Self = Self::new(0);
1528
1529        #[doc = "Digital filter is enabled."]
1530        pub const _1: Self = Self::new(1);
1531    }
1532}
1533#[doc(hidden)]
1534#[derive(Copy, Clone, Eq, PartialEq)]
1535pub struct Nmicr_SPEC;
1536impl crate::sealed::RegSpec for Nmicr_SPEC {
1537    type DataType = u8;
1538}
1539
1540#[doc = "NMI Pin Interrupt Control Register"]
1541pub type Nmicr = crate::RegValueT<Nmicr_SPEC>;
1542
1543impl Nmicr {
1544    #[doc = "NMI Detection Set"]
1545    #[inline(always)]
1546    pub fn nmimd(
1547        self,
1548    ) -> crate::common::RegisterField<
1549        0,
1550        0x1,
1551        1,
1552        0,
1553        nmicr::Nmimd,
1554        nmicr::Nmimd,
1555        Nmicr_SPEC,
1556        crate::common::RW,
1557    > {
1558        crate::common::RegisterField::<
1559            0,
1560            0x1,
1561            1,
1562            0,
1563            nmicr::Nmimd,
1564            nmicr::Nmimd,
1565            Nmicr_SPEC,
1566            crate::common::RW,
1567        >::from_register(self, 0)
1568    }
1569
1570    #[doc = "NMI Digital Filter Sampling Clock Select"]
1571    #[inline(always)]
1572    pub fn nfclksel(
1573        self,
1574    ) -> crate::common::RegisterField<
1575        4,
1576        0x3,
1577        1,
1578        0,
1579        nmicr::Nfclksel,
1580        nmicr::Nfclksel,
1581        Nmicr_SPEC,
1582        crate::common::RW,
1583    > {
1584        crate::common::RegisterField::<
1585            4,
1586            0x3,
1587            1,
1588            0,
1589            nmicr::Nfclksel,
1590            nmicr::Nfclksel,
1591            Nmicr_SPEC,
1592            crate::common::RW,
1593        >::from_register(self, 0)
1594    }
1595
1596    #[doc = "NMI Digital Filter Enable"]
1597    #[inline(always)]
1598    pub fn nflten(
1599        self,
1600    ) -> crate::common::RegisterField<
1601        7,
1602        0x1,
1603        1,
1604        0,
1605        nmicr::Nflten,
1606        nmicr::Nflten,
1607        Nmicr_SPEC,
1608        crate::common::RW,
1609    > {
1610        crate::common::RegisterField::<
1611            7,
1612            0x1,
1613            1,
1614            0,
1615            nmicr::Nflten,
1616            nmicr::Nflten,
1617            Nmicr_SPEC,
1618            crate::common::RW,
1619        >::from_register(self, 0)
1620    }
1621}
1622impl ::core::default::Default for Nmicr {
1623    #[inline(always)]
1624    fn default() -> Nmicr {
1625        <crate::RegValueT<Nmicr_SPEC> as RegisterValue<_>>::new(0)
1626    }
1627}
1628pub mod nmicr {
1629
1630    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
1631    pub struct Nmimd_SPEC;
1632    pub type Nmimd = crate::EnumBitfieldStruct<u8, Nmimd_SPEC>;
1633    impl Nmimd {
1634        #[doc = "Falling edge"]
1635        pub const _0: Self = Self::new(0);
1636
1637        #[doc = "Rising edge"]
1638        pub const _1: Self = Self::new(1);
1639    }
1640    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
1641    pub struct Nfclksel_SPEC;
1642    pub type Nfclksel = crate::EnumBitfieldStruct<u8, Nfclksel_SPEC>;
1643    impl Nfclksel {
1644        #[doc = "PCLKB"]
1645        pub const _00: Self = Self::new(0);
1646
1647        #[doc = "PCLKB/8"]
1648        pub const _01: Self = Self::new(1);
1649
1650        #[doc = "PCLKB/32"]
1651        pub const _10: Self = Self::new(2);
1652
1653        #[doc = "PCLKB/64"]
1654        pub const _11: Self = Self::new(3);
1655    }
1656    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
1657    pub struct Nflten_SPEC;
1658    pub type Nflten = crate::EnumBitfieldStruct<u8, Nflten_SPEC>;
1659    impl Nflten {
1660        #[doc = "Disabled."]
1661        pub const _0: Self = Self::new(0);
1662
1663        #[doc = "Enabled."]
1664        pub const _1: Self = Self::new(1);
1665    }
1666}
1667#[doc(hidden)]
1668#[derive(Copy, Clone, Eq, PartialEq)]
1669pub struct Nmier_SPEC;
1670impl crate::sealed::RegSpec for Nmier_SPEC {
1671    type DataType = u16;
1672}
1673
1674#[doc = "Non-Maskable Interrupt Enable Register"]
1675pub type Nmier = crate::RegValueT<Nmier_SPEC>;
1676
1677impl Nmier {
1678    #[doc = "IWDT Underflow/Refresh Error Interrupt Enable"]
1679    #[inline(always)]
1680    pub fn iwdten(
1681        self,
1682    ) -> crate::common::RegisterField<
1683        0,
1684        0x1,
1685        1,
1686        0,
1687        nmier::Iwdten,
1688        nmier::Iwdten,
1689        Nmier_SPEC,
1690        crate::common::RW,
1691    > {
1692        crate::common::RegisterField::<
1693            0,
1694            0x1,
1695            1,
1696            0,
1697            nmier::Iwdten,
1698            nmier::Iwdten,
1699            Nmier_SPEC,
1700            crate::common::RW,
1701        >::from_register(self, 0)
1702    }
1703
1704    #[doc = "WDT Underflow/Refresh Error Interrupt Enable"]
1705    #[inline(always)]
1706    pub fn wdten(
1707        self,
1708    ) -> crate::common::RegisterField<
1709        1,
1710        0x1,
1711        1,
1712        0,
1713        nmier::Wdten,
1714        nmier::Wdten,
1715        Nmier_SPEC,
1716        crate::common::RW,
1717    > {
1718        crate::common::RegisterField::<
1719            1,
1720            0x1,
1721            1,
1722            0,
1723            nmier::Wdten,
1724            nmier::Wdten,
1725            Nmier_SPEC,
1726            crate::common::RW,
1727        >::from_register(self, 0)
1728    }
1729
1730    #[doc = "Voltage monitor 1 Interrupt Enable"]
1731    #[inline(always)]
1732    pub fn lvd1en(
1733        self,
1734    ) -> crate::common::RegisterField<
1735        2,
1736        0x1,
1737        1,
1738        0,
1739        nmier::Lvd1En,
1740        nmier::Lvd1En,
1741        Nmier_SPEC,
1742        crate::common::RW,
1743    > {
1744        crate::common::RegisterField::<
1745            2,
1746            0x1,
1747            1,
1748            0,
1749            nmier::Lvd1En,
1750            nmier::Lvd1En,
1751            Nmier_SPEC,
1752            crate::common::RW,
1753        >::from_register(self, 0)
1754    }
1755
1756    #[doc = "Voltage monitor 2 Interrupt Enable"]
1757    #[inline(always)]
1758    pub fn lvd2en(
1759        self,
1760    ) -> crate::common::RegisterField<
1761        3,
1762        0x1,
1763        1,
1764        0,
1765        nmier::Lvd2En,
1766        nmier::Lvd2En,
1767        Nmier_SPEC,
1768        crate::common::RW,
1769    > {
1770        crate::common::RegisterField::<
1771            3,
1772            0x1,
1773            1,
1774            0,
1775            nmier::Lvd2En,
1776            nmier::Lvd2En,
1777            Nmier_SPEC,
1778            crate::common::RW,
1779        >::from_register(self, 0)
1780    }
1781
1782    #[doc = "Main Clock Oscillation Stop Detection Interrupt Enable"]
1783    #[inline(always)]
1784    pub fn osten(
1785        self,
1786    ) -> crate::common::RegisterField<
1787        6,
1788        0x1,
1789        1,
1790        0,
1791        nmier::Osten,
1792        nmier::Osten,
1793        Nmier_SPEC,
1794        crate::common::RW,
1795    > {
1796        crate::common::RegisterField::<
1797            6,
1798            0x1,
1799            1,
1800            0,
1801            nmier::Osten,
1802            nmier::Osten,
1803            Nmier_SPEC,
1804            crate::common::RW,
1805        >::from_register(self, 0)
1806    }
1807
1808    #[doc = "NMI Pin Interrupt Enable"]
1809    #[inline(always)]
1810    pub fn nmien(
1811        self,
1812    ) -> crate::common::RegisterField<
1813        7,
1814        0x1,
1815        1,
1816        0,
1817        nmier::Nmien,
1818        nmier::Nmien,
1819        Nmier_SPEC,
1820        crate::common::RW,
1821    > {
1822        crate::common::RegisterField::<
1823            7,
1824            0x1,
1825            1,
1826            0,
1827            nmier::Nmien,
1828            nmier::Nmien,
1829            Nmier_SPEC,
1830            crate::common::RW,
1831        >::from_register(self, 0)
1832    }
1833
1834    #[doc = "SRAM Parity Error Interrupt Enable"]
1835    #[inline(always)]
1836    pub fn rpeen(
1837        self,
1838    ) -> crate::common::RegisterField<
1839        8,
1840        0x1,
1841        1,
1842        0,
1843        nmier::Rpeen,
1844        nmier::Rpeen,
1845        Nmier_SPEC,
1846        crate::common::RW,
1847    > {
1848        crate::common::RegisterField::<
1849            8,
1850            0x1,
1851            1,
1852            0,
1853            nmier::Rpeen,
1854            nmier::Rpeen,
1855            Nmier_SPEC,
1856            crate::common::RW,
1857        >::from_register(self, 0)
1858    }
1859
1860    #[doc = "Bus Master MPU Error Interrupt Enable"]
1861    #[inline(always)]
1862    pub fn busmen(
1863        self,
1864    ) -> crate::common::RegisterField<
1865        11,
1866        0x1,
1867        1,
1868        0,
1869        nmier::Busmen,
1870        nmier::Busmen,
1871        Nmier_SPEC,
1872        crate::common::RW,
1873    > {
1874        crate::common::RegisterField::<
1875            11,
1876            0x1,
1877            1,
1878            0,
1879            nmier::Busmen,
1880            nmier::Busmen,
1881            Nmier_SPEC,
1882            crate::common::RW,
1883        >::from_register(self, 0)
1884    }
1885
1886    #[inline(always)]
1887    pub fn tzfen(
1888        self,
1889    ) -> crate::common::RegisterField<
1890        13,
1891        0x1,
1892        1,
1893        0,
1894        nmier::Tzfen,
1895        nmier::Tzfen,
1896        Nmier_SPEC,
1897        crate::common::RW,
1898    > {
1899        crate::common::RegisterField::<
1900            13,
1901            0x1,
1902            1,
1903            0,
1904            nmier::Tzfen,
1905            nmier::Tzfen,
1906            Nmier_SPEC,
1907            crate::common::RW,
1908        >::from_register(self, 0)
1909    }
1910}
1911impl ::core::default::Default for Nmier {
1912    #[inline(always)]
1913    fn default() -> Nmier {
1914        <crate::RegValueT<Nmier_SPEC> as RegisterValue<_>>::new(0)
1915    }
1916}
1917pub mod nmier {
1918
1919    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
1920    pub struct Iwdten_SPEC;
1921    pub type Iwdten = crate::EnumBitfieldStruct<u8, Iwdten_SPEC>;
1922    impl Iwdten {
1923        #[doc = "Disabled"]
1924        pub const _0: Self = Self::new(0);
1925
1926        #[doc = "Enabled."]
1927        pub const _1: Self = Self::new(1);
1928    }
1929    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
1930    pub struct Wdten_SPEC;
1931    pub type Wdten = crate::EnumBitfieldStruct<u8, Wdten_SPEC>;
1932    impl Wdten {
1933        #[doc = "Disabled"]
1934        pub const _0: Self = Self::new(0);
1935
1936        #[doc = "Enabled"]
1937        pub const _1: Self = Self::new(1);
1938    }
1939    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
1940    pub struct Lvd1En_SPEC;
1941    pub type Lvd1En = crate::EnumBitfieldStruct<u8, Lvd1En_SPEC>;
1942    impl Lvd1En {
1943        #[doc = "Disabled"]
1944        pub const _0: Self = Self::new(0);
1945
1946        #[doc = "Enabled"]
1947        pub const _1: Self = Self::new(1);
1948    }
1949    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
1950    pub struct Lvd2En_SPEC;
1951    pub type Lvd2En = crate::EnumBitfieldStruct<u8, Lvd2En_SPEC>;
1952    impl Lvd2En {
1953        #[doc = "Disabled"]
1954        pub const _0: Self = Self::new(0);
1955
1956        #[doc = "Enabled"]
1957        pub const _1: Self = Self::new(1);
1958    }
1959    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
1960    pub struct Osten_SPEC;
1961    pub type Osten = crate::EnumBitfieldStruct<u8, Osten_SPEC>;
1962    impl Osten {
1963        #[doc = "Disabled"]
1964        pub const _0: Self = Self::new(0);
1965
1966        #[doc = "Enabled"]
1967        pub const _1: Self = Self::new(1);
1968    }
1969    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
1970    pub struct Nmien_SPEC;
1971    pub type Nmien = crate::EnumBitfieldStruct<u8, Nmien_SPEC>;
1972    impl Nmien {
1973        #[doc = "Disabled"]
1974        pub const _0: Self = Self::new(0);
1975
1976        #[doc = "Enabled"]
1977        pub const _1: Self = Self::new(1);
1978    }
1979    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
1980    pub struct Rpeen_SPEC;
1981    pub type Rpeen = crate::EnumBitfieldStruct<u8, Rpeen_SPEC>;
1982    impl Rpeen {
1983        #[doc = "Disabled"]
1984        pub const _0: Self = Self::new(0);
1985
1986        #[doc = "Enabled"]
1987        pub const _1: Self = Self::new(1);
1988    }
1989    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
1990    pub struct Busmen_SPEC;
1991    pub type Busmen = crate::EnumBitfieldStruct<u8, Busmen_SPEC>;
1992    impl Busmen {
1993        #[doc = "Disabled"]
1994        pub const _0: Self = Self::new(0);
1995
1996        #[doc = "Enabled"]
1997        pub const _1: Self = Self::new(1);
1998    }
1999    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
2000    pub struct Tzfen_SPEC;
2001    pub type Tzfen = crate::EnumBitfieldStruct<u8, Tzfen_SPEC>;
2002    impl Tzfen {
2003        #[doc = "Disabled"]
2004        pub const _0: Self = Self::new(0);
2005
2006        #[doc = "Enabled"]
2007        pub const _1: Self = Self::new(1);
2008    }
2009}
2010#[doc(hidden)]
2011#[derive(Copy, Clone, Eq, PartialEq)]
2012pub struct Nmiclr_SPEC;
2013impl crate::sealed::RegSpec for Nmiclr_SPEC {
2014    type DataType = u16;
2015}
2016
2017#[doc = "Non-Maskable Interrupt Status Clear Register"]
2018pub type Nmiclr = crate::RegValueT<Nmiclr_SPEC>;
2019
2020impl Nmiclr {
2021    #[doc = "IWDT Underflow/Refresh Error Interrupt Status Flag Clear"]
2022    #[inline(always)]
2023    pub fn iwdtclr(
2024        self,
2025    ) -> crate::common::RegisterField<
2026        0,
2027        0x1,
2028        1,
2029        0,
2030        nmiclr::Iwdtclr,
2031        nmiclr::Iwdtclr,
2032        Nmiclr_SPEC,
2033        crate::common::RW,
2034    > {
2035        crate::common::RegisterField::<
2036            0,
2037            0x1,
2038            1,
2039            0,
2040            nmiclr::Iwdtclr,
2041            nmiclr::Iwdtclr,
2042            Nmiclr_SPEC,
2043            crate::common::RW,
2044        >::from_register(self, 0)
2045    }
2046
2047    #[doc = "WDT Underflow/Refresh Error Interrupt Status Flag Clear"]
2048    #[inline(always)]
2049    pub fn wdtclr(
2050        self,
2051    ) -> crate::common::RegisterField<
2052        1,
2053        0x1,
2054        1,
2055        0,
2056        nmiclr::Wdtclr,
2057        nmiclr::Wdtclr,
2058        Nmiclr_SPEC,
2059        crate::common::RW,
2060    > {
2061        crate::common::RegisterField::<
2062            1,
2063            0x1,
2064            1,
2065            0,
2066            nmiclr::Wdtclr,
2067            nmiclr::Wdtclr,
2068            Nmiclr_SPEC,
2069            crate::common::RW,
2070        >::from_register(self, 0)
2071    }
2072
2073    #[doc = "Voltage Monitor 1 Interrupt Status Flag Clear"]
2074    #[inline(always)]
2075    pub fn lvd1clr(
2076        self,
2077    ) -> crate::common::RegisterField<
2078        2,
2079        0x1,
2080        1,
2081        0,
2082        nmiclr::Lvd1Clr,
2083        nmiclr::Lvd1Clr,
2084        Nmiclr_SPEC,
2085        crate::common::RW,
2086    > {
2087        crate::common::RegisterField::<
2088            2,
2089            0x1,
2090            1,
2091            0,
2092            nmiclr::Lvd1Clr,
2093            nmiclr::Lvd1Clr,
2094            Nmiclr_SPEC,
2095            crate::common::RW,
2096        >::from_register(self, 0)
2097    }
2098
2099    #[doc = "Voltage Monitor 2 Interrupt Status Flag Clear"]
2100    #[inline(always)]
2101    pub fn lvd2clr(
2102        self,
2103    ) -> crate::common::RegisterField<
2104        3,
2105        0x1,
2106        1,
2107        0,
2108        nmiclr::Lvd2Clr,
2109        nmiclr::Lvd2Clr,
2110        Nmiclr_SPEC,
2111        crate::common::RW,
2112    > {
2113        crate::common::RegisterField::<
2114            3,
2115            0x1,
2116            1,
2117            0,
2118            nmiclr::Lvd2Clr,
2119            nmiclr::Lvd2Clr,
2120            Nmiclr_SPEC,
2121            crate::common::RW,
2122        >::from_register(self, 0)
2123    }
2124
2125    #[doc = "Oscillation Stop Detection Interrupt Status Flag Clear"]
2126    #[inline(always)]
2127    pub fn ostclr(
2128        self,
2129    ) -> crate::common::RegisterField<
2130        6,
2131        0x1,
2132        1,
2133        0,
2134        nmiclr::Ostclr,
2135        nmiclr::Ostclr,
2136        Nmiclr_SPEC,
2137        crate::common::RW,
2138    > {
2139        crate::common::RegisterField::<
2140            6,
2141            0x1,
2142            1,
2143            0,
2144            nmiclr::Ostclr,
2145            nmiclr::Ostclr,
2146            Nmiclr_SPEC,
2147            crate::common::RW,
2148        >::from_register(self, 0)
2149    }
2150
2151    #[doc = "NMI Pin Interrupt Status Flag Clear"]
2152    #[inline(always)]
2153    pub fn nmiclr(
2154        self,
2155    ) -> crate::common::RegisterField<
2156        7,
2157        0x1,
2158        1,
2159        0,
2160        nmiclr::Nmiclr,
2161        nmiclr::Nmiclr,
2162        Nmiclr_SPEC,
2163        crate::common::RW,
2164    > {
2165        crate::common::RegisterField::<
2166            7,
2167            0x1,
2168            1,
2169            0,
2170            nmiclr::Nmiclr,
2171            nmiclr::Nmiclr,
2172            Nmiclr_SPEC,
2173            crate::common::RW,
2174        >::from_register(self, 0)
2175    }
2176
2177    #[doc = "SRAM Parity Error Interrupt Status Flag Clear"]
2178    #[inline(always)]
2179    pub fn rpeclr(
2180        self,
2181    ) -> crate::common::RegisterField<
2182        8,
2183        0x1,
2184        1,
2185        0,
2186        nmiclr::Rpeclr,
2187        nmiclr::Rpeclr,
2188        Nmiclr_SPEC,
2189        crate::common::RW,
2190    > {
2191        crate::common::RegisterField::<
2192            8,
2193            0x1,
2194            1,
2195            0,
2196            nmiclr::Rpeclr,
2197            nmiclr::Rpeclr,
2198            Nmiclr_SPEC,
2199            crate::common::RW,
2200        >::from_register(self, 0)
2201    }
2202
2203    #[doc = "Bus Master MPU Error Interrupt Status Flag Clear"]
2204    #[inline(always)]
2205    pub fn busmclr(
2206        self,
2207    ) -> crate::common::RegisterField<
2208        11,
2209        0x1,
2210        1,
2211        0,
2212        nmiclr::Busmclr,
2213        nmiclr::Busmclr,
2214        Nmiclr_SPEC,
2215        crate::common::RW,
2216    > {
2217        crate::common::RegisterField::<
2218            11,
2219            0x1,
2220            1,
2221            0,
2222            nmiclr::Busmclr,
2223            nmiclr::Busmclr,
2224            Nmiclr_SPEC,
2225            crate::common::RW,
2226        >::from_register(self, 0)
2227    }
2228
2229    #[inline(always)]
2230    pub fn tzfclr(
2231        self,
2232    ) -> crate::common::RegisterField<
2233        13,
2234        0x1,
2235        1,
2236        0,
2237        nmiclr::Tzfclr,
2238        nmiclr::Tzfclr,
2239        Nmiclr_SPEC,
2240        crate::common::RW,
2241    > {
2242        crate::common::RegisterField::<
2243            13,
2244            0x1,
2245            1,
2246            0,
2247            nmiclr::Tzfclr,
2248            nmiclr::Tzfclr,
2249            Nmiclr_SPEC,
2250            crate::common::RW,
2251        >::from_register(self, 0)
2252    }
2253}
2254impl ::core::default::Default for Nmiclr {
2255    #[inline(always)]
2256    fn default() -> Nmiclr {
2257        <crate::RegValueT<Nmiclr_SPEC> as RegisterValue<_>>::new(0)
2258    }
2259}
2260pub mod nmiclr {
2261
2262    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
2263    pub struct Iwdtclr_SPEC;
2264    pub type Iwdtclr = crate::EnumBitfieldStruct<u8, Iwdtclr_SPEC>;
2265    impl Iwdtclr {
2266        #[doc = "No effect"]
2267        pub const _0: Self = Self::new(0);
2268
2269        #[doc = "Clear the NMISR.IWDTST flag"]
2270        pub const _1: Self = Self::new(1);
2271    }
2272    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
2273    pub struct Wdtclr_SPEC;
2274    pub type Wdtclr = crate::EnumBitfieldStruct<u8, Wdtclr_SPEC>;
2275    impl Wdtclr {
2276        #[doc = "No effect"]
2277        pub const _0: Self = Self::new(0);
2278
2279        #[doc = "Clear the NMISR.WDTST flag"]
2280        pub const _1: Self = Self::new(1);
2281    }
2282    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
2283    pub struct Lvd1Clr_SPEC;
2284    pub type Lvd1Clr = crate::EnumBitfieldStruct<u8, Lvd1Clr_SPEC>;
2285    impl Lvd1Clr {
2286        #[doc = "No effect"]
2287        pub const _0: Self = Self::new(0);
2288
2289        #[doc = "Clear the NMISR.LVD1ST flag"]
2290        pub const _1: Self = Self::new(1);
2291    }
2292    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
2293    pub struct Lvd2Clr_SPEC;
2294    pub type Lvd2Clr = crate::EnumBitfieldStruct<u8, Lvd2Clr_SPEC>;
2295    impl Lvd2Clr {
2296        #[doc = "No effect"]
2297        pub const _0: Self = Self::new(0);
2298
2299        #[doc = "Clear the NMISR.LVD2ST flag."]
2300        pub const _1: Self = Self::new(1);
2301    }
2302    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
2303    pub struct Ostclr_SPEC;
2304    pub type Ostclr = crate::EnumBitfieldStruct<u8, Ostclr_SPEC>;
2305    impl Ostclr {
2306        #[doc = "No effect"]
2307        pub const _0: Self = Self::new(0);
2308
2309        #[doc = "Clear the NMISR.OSTST flag"]
2310        pub const _1: Self = Self::new(1);
2311    }
2312    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
2313    pub struct Nmiclr_SPEC;
2314    pub type Nmiclr = crate::EnumBitfieldStruct<u8, Nmiclr_SPEC>;
2315    impl Nmiclr {
2316        #[doc = "No effect"]
2317        pub const _0: Self = Self::new(0);
2318
2319        #[doc = "Clear the NMISR.NMIST flag"]
2320        pub const _1: Self = Self::new(1);
2321    }
2322    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
2323    pub struct Rpeclr_SPEC;
2324    pub type Rpeclr = crate::EnumBitfieldStruct<u8, Rpeclr_SPEC>;
2325    impl Rpeclr {
2326        #[doc = "No effect"]
2327        pub const _0: Self = Self::new(0);
2328
2329        #[doc = "Clear the NMISR.RPEST flag"]
2330        pub const _1: Self = Self::new(1);
2331    }
2332    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
2333    pub struct Busmclr_SPEC;
2334    pub type Busmclr = crate::EnumBitfieldStruct<u8, Busmclr_SPEC>;
2335    impl Busmclr {
2336        #[doc = "No effect"]
2337        pub const _0: Self = Self::new(0);
2338
2339        #[doc = "Clear the NMISR.BUSMST flag"]
2340        pub const _1: Self = Self::new(1);
2341    }
2342    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
2343    pub struct Tzfclr_SPEC;
2344    pub type Tzfclr = crate::EnumBitfieldStruct<u8, Tzfclr_SPEC>;
2345    impl Tzfclr {
2346        #[doc = "No effect"]
2347        pub const _0: Self = Self::new(0);
2348
2349        #[doc = "Clear the NMISR.TZFCLR flag"]
2350        pub const _1: Self = Self::new(1);
2351    }
2352}
2353#[doc(hidden)]
2354#[derive(Copy, Clone, Eq, PartialEq)]
2355pub struct Nmisr_SPEC;
2356impl crate::sealed::RegSpec for Nmisr_SPEC {
2357    type DataType = u16;
2358}
2359
2360#[doc = "Non-Maskable Interrupt Status Register"]
2361pub type Nmisr = crate::RegValueT<Nmisr_SPEC>;
2362
2363impl Nmisr {
2364    #[doc = "IWDT Underflow/Refresh Error Interrupt Status Flag"]
2365    #[inline(always)]
2366    pub fn iwdtst(
2367        self,
2368    ) -> crate::common::RegisterField<
2369        0,
2370        0x1,
2371        1,
2372        0,
2373        nmisr::Iwdtst,
2374        nmisr::Iwdtst,
2375        Nmisr_SPEC,
2376        crate::common::R,
2377    > {
2378        crate::common::RegisterField::<
2379            0,
2380            0x1,
2381            1,
2382            0,
2383            nmisr::Iwdtst,
2384            nmisr::Iwdtst,
2385            Nmisr_SPEC,
2386            crate::common::R,
2387        >::from_register(self, 0)
2388    }
2389
2390    #[doc = "WDT Underflow/Refresh Error Interrupt Status Flag"]
2391    #[inline(always)]
2392    pub fn wdtst(
2393        self,
2394    ) -> crate::common::RegisterField<
2395        1,
2396        0x1,
2397        1,
2398        0,
2399        nmisr::Wdtst,
2400        nmisr::Wdtst,
2401        Nmisr_SPEC,
2402        crate::common::R,
2403    > {
2404        crate::common::RegisterField::<
2405            1,
2406            0x1,
2407            1,
2408            0,
2409            nmisr::Wdtst,
2410            nmisr::Wdtst,
2411            Nmisr_SPEC,
2412            crate::common::R,
2413        >::from_register(self, 0)
2414    }
2415
2416    #[doc = "Voltage Monitor 1 Interrupt Status Flag"]
2417    #[inline(always)]
2418    pub fn lvd1st(
2419        self,
2420    ) -> crate::common::RegisterField<
2421        2,
2422        0x1,
2423        1,
2424        0,
2425        nmisr::Lvd1St,
2426        nmisr::Lvd1St,
2427        Nmisr_SPEC,
2428        crate::common::R,
2429    > {
2430        crate::common::RegisterField::<
2431            2,
2432            0x1,
2433            1,
2434            0,
2435            nmisr::Lvd1St,
2436            nmisr::Lvd1St,
2437            Nmisr_SPEC,
2438            crate::common::R,
2439        >::from_register(self, 0)
2440    }
2441
2442    #[doc = "Voltage Monitor 2 Interrupt Status Flag"]
2443    #[inline(always)]
2444    pub fn lvd2st(
2445        self,
2446    ) -> crate::common::RegisterField<
2447        3,
2448        0x1,
2449        1,
2450        0,
2451        nmisr::Lvd2St,
2452        nmisr::Lvd2St,
2453        Nmisr_SPEC,
2454        crate::common::R,
2455    > {
2456        crate::common::RegisterField::<
2457            3,
2458            0x1,
2459            1,
2460            0,
2461            nmisr::Lvd2St,
2462            nmisr::Lvd2St,
2463            Nmisr_SPEC,
2464            crate::common::R,
2465        >::from_register(self, 0)
2466    }
2467
2468    #[doc = "Main Clock Oscillation Stop Detection Interrupt Status Flag"]
2469    #[inline(always)]
2470    pub fn ostst(
2471        self,
2472    ) -> crate::common::RegisterField<
2473        6,
2474        0x1,
2475        1,
2476        0,
2477        nmisr::Ostst,
2478        nmisr::Ostst,
2479        Nmisr_SPEC,
2480        crate::common::R,
2481    > {
2482        crate::common::RegisterField::<
2483            6,
2484            0x1,
2485            1,
2486            0,
2487            nmisr::Ostst,
2488            nmisr::Ostst,
2489            Nmisr_SPEC,
2490            crate::common::R,
2491        >::from_register(self, 0)
2492    }
2493
2494    #[doc = "NMI Pin Interrupt Status Flag"]
2495    #[inline(always)]
2496    pub fn nmist(
2497        self,
2498    ) -> crate::common::RegisterField<
2499        7,
2500        0x1,
2501        1,
2502        0,
2503        nmisr::Nmist,
2504        nmisr::Nmist,
2505        Nmisr_SPEC,
2506        crate::common::R,
2507    > {
2508        crate::common::RegisterField::<
2509            7,
2510            0x1,
2511            1,
2512            0,
2513            nmisr::Nmist,
2514            nmisr::Nmist,
2515            Nmisr_SPEC,
2516            crate::common::R,
2517        >::from_register(self, 0)
2518    }
2519
2520    #[doc = "SRAM Parity Error Interrupt Status Flag"]
2521    #[inline(always)]
2522    pub fn rpest(
2523        self,
2524    ) -> crate::common::RegisterField<
2525        8,
2526        0x1,
2527        1,
2528        0,
2529        nmisr::Rpest,
2530        nmisr::Rpest,
2531        Nmisr_SPEC,
2532        crate::common::R,
2533    > {
2534        crate::common::RegisterField::<
2535            8,
2536            0x1,
2537            1,
2538            0,
2539            nmisr::Rpest,
2540            nmisr::Rpest,
2541            Nmisr_SPEC,
2542            crate::common::R,
2543        >::from_register(self, 0)
2544    }
2545
2546    #[doc = "Bus Master MPU Error Interrupt Status Flag"]
2547    #[inline(always)]
2548    pub fn busmst(
2549        self,
2550    ) -> crate::common::RegisterField<
2551        11,
2552        0x1,
2553        1,
2554        0,
2555        nmisr::Busmst,
2556        nmisr::Busmst,
2557        Nmisr_SPEC,
2558        crate::common::R,
2559    > {
2560        crate::common::RegisterField::<
2561            11,
2562            0x1,
2563            1,
2564            0,
2565            nmisr::Busmst,
2566            nmisr::Busmst,
2567            Nmisr_SPEC,
2568            crate::common::R,
2569        >::from_register(self, 0)
2570    }
2571
2572    #[inline(always)]
2573    pub fn tzfst(
2574        self,
2575    ) -> crate::common::RegisterField<
2576        13,
2577        0x1,
2578        1,
2579        0,
2580        nmisr::Tzfst,
2581        nmisr::Tzfst,
2582        Nmisr_SPEC,
2583        crate::common::R,
2584    > {
2585        crate::common::RegisterField::<
2586            13,
2587            0x1,
2588            1,
2589            0,
2590            nmisr::Tzfst,
2591            nmisr::Tzfst,
2592            Nmisr_SPEC,
2593            crate::common::R,
2594        >::from_register(self, 0)
2595    }
2596}
2597impl ::core::default::Default for Nmisr {
2598    #[inline(always)]
2599    fn default() -> Nmisr {
2600        <crate::RegValueT<Nmisr_SPEC> as RegisterValue<_>>::new(0)
2601    }
2602}
2603pub mod nmisr {
2604
2605    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
2606    pub struct Iwdtst_SPEC;
2607    pub type Iwdtst = crate::EnumBitfieldStruct<u8, Iwdtst_SPEC>;
2608    impl Iwdtst {
2609        #[doc = "Interrupt not requested"]
2610        pub const _0: Self = Self::new(0);
2611
2612        #[doc = "Interrupt requested"]
2613        pub const _1: Self = Self::new(1);
2614    }
2615    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
2616    pub struct Wdtst_SPEC;
2617    pub type Wdtst = crate::EnumBitfieldStruct<u8, Wdtst_SPEC>;
2618    impl Wdtst {
2619        #[doc = "Interrupt not requested"]
2620        pub const _0: Self = Self::new(0);
2621
2622        #[doc = "Interrupt requested"]
2623        pub const _1: Self = Self::new(1);
2624    }
2625    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
2626    pub struct Lvd1St_SPEC;
2627    pub type Lvd1St = crate::EnumBitfieldStruct<u8, Lvd1St_SPEC>;
2628    impl Lvd1St {
2629        #[doc = "Interrupt not requested"]
2630        pub const _0: Self = Self::new(0);
2631
2632        #[doc = "Interrupt requested"]
2633        pub const _1: Self = Self::new(1);
2634    }
2635    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
2636    pub struct Lvd2St_SPEC;
2637    pub type Lvd2St = crate::EnumBitfieldStruct<u8, Lvd2St_SPEC>;
2638    impl Lvd2St {
2639        #[doc = "Interrupt not requested"]
2640        pub const _0: Self = Self::new(0);
2641
2642        #[doc = "Interrupt requested"]
2643        pub const _1: Self = Self::new(1);
2644    }
2645    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
2646    pub struct Ostst_SPEC;
2647    pub type Ostst = crate::EnumBitfieldStruct<u8, Ostst_SPEC>;
2648    impl Ostst {
2649        #[doc = "Interrupt not requested for main clock oscillation stop"]
2650        pub const _0: Self = Self::new(0);
2651
2652        #[doc = "Interrupt requested for main clock oscillation stop"]
2653        pub const _1: Self = Self::new(1);
2654    }
2655    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
2656    pub struct Nmist_SPEC;
2657    pub type Nmist = crate::EnumBitfieldStruct<u8, Nmist_SPEC>;
2658    impl Nmist {
2659        #[doc = "Interrupt not requested"]
2660        pub const _0: Self = Self::new(0);
2661
2662        #[doc = "Interrupt requested"]
2663        pub const _1: Self = Self::new(1);
2664    }
2665    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
2666    pub struct Rpest_SPEC;
2667    pub type Rpest = crate::EnumBitfieldStruct<u8, Rpest_SPEC>;
2668    impl Rpest {
2669        #[doc = "Interrupt not requested"]
2670        pub const _0: Self = Self::new(0);
2671
2672        #[doc = "Interrupt requested"]
2673        pub const _1: Self = Self::new(1);
2674    }
2675    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
2676    pub struct Busmst_SPEC;
2677    pub type Busmst = crate::EnumBitfieldStruct<u8, Busmst_SPEC>;
2678    impl Busmst {
2679        #[doc = "Interrupt not requested"]
2680        pub const _0: Self = Self::new(0);
2681
2682        #[doc = "Interrupt requested"]
2683        pub const _1: Self = Self::new(1);
2684    }
2685    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
2686    pub struct Tzfst_SPEC;
2687    pub type Tzfst = crate::EnumBitfieldStruct<u8, Tzfst_SPEC>;
2688    impl Tzfst {
2689        #[doc = "Interrupt not requested"]
2690        pub const _0: Self = Self::new(0);
2691
2692        #[doc = "Interrupt requested"]
2693        pub const _1: Self = Self::new(1);
2694    }
2695}
2696#[doc(hidden)]
2697#[derive(Copy, Clone, Eq, PartialEq)]
2698pub struct Wupen0_SPEC;
2699impl crate::sealed::RegSpec for Wupen0_SPEC {
2700    type DataType = u32;
2701}
2702
2703#[doc = "Wake Up Interrupt Enable Register 0"]
2704pub type Wupen0 = crate::RegValueT<Wupen0_SPEC>;
2705
2706impl Wupen0 {
2707    #[doc = "IRQn Interrupt Software Standby/Snooze Mode Returns Enable bit (n = 0 to 9)"]
2708    #[inline(always)]
2709    pub fn irqwupen0(
2710        self,
2711    ) -> crate::common::RegisterField<
2712        0,
2713        0x1,
2714        1,
2715        0,
2716        wupen0::Irqwupen0,
2717        wupen0::Irqwupen0,
2718        Wupen0_SPEC,
2719        crate::common::RW,
2720    > {
2721        crate::common::RegisterField::<
2722            0,
2723            0x1,
2724            1,
2725            0,
2726            wupen0::Irqwupen0,
2727            wupen0::Irqwupen0,
2728            Wupen0_SPEC,
2729            crate::common::RW,
2730        >::from_register(self, 0)
2731    }
2732
2733    #[doc = "IRQn Interrupt Software Standby/Snooze Mode Returns Enable bit (n = 0 to 9)"]
2734    #[inline(always)]
2735    pub fn irqwupen1(
2736        self,
2737    ) -> crate::common::RegisterField<
2738        1,
2739        0x1,
2740        1,
2741        0,
2742        wupen0::Irqwupen1,
2743        wupen0::Irqwupen1,
2744        Wupen0_SPEC,
2745        crate::common::RW,
2746    > {
2747        crate::common::RegisterField::<
2748            1,
2749            0x1,
2750            1,
2751            0,
2752            wupen0::Irqwupen1,
2753            wupen0::Irqwupen1,
2754            Wupen0_SPEC,
2755            crate::common::RW,
2756        >::from_register(self, 0)
2757    }
2758
2759    #[doc = "IRQn Interrupt Software Standby/Snooze Mode Returns Enable bit (n = 0 to 9)"]
2760    #[inline(always)]
2761    pub fn irqwupen2(
2762        self,
2763    ) -> crate::common::RegisterField<
2764        2,
2765        0x1,
2766        1,
2767        0,
2768        wupen0::Irqwupen2,
2769        wupen0::Irqwupen2,
2770        Wupen0_SPEC,
2771        crate::common::RW,
2772    > {
2773        crate::common::RegisterField::<
2774            2,
2775            0x1,
2776            1,
2777            0,
2778            wupen0::Irqwupen2,
2779            wupen0::Irqwupen2,
2780            Wupen0_SPEC,
2781            crate::common::RW,
2782        >::from_register(self, 0)
2783    }
2784
2785    #[doc = "IRQn Interrupt Software Standby/Snooze Mode Returns Enable bit (n = 0 to 9)"]
2786    #[inline(always)]
2787    pub fn irqwupen3(
2788        self,
2789    ) -> crate::common::RegisterField<
2790        3,
2791        0x1,
2792        1,
2793        0,
2794        wupen0::Irqwupen3,
2795        wupen0::Irqwupen3,
2796        Wupen0_SPEC,
2797        crate::common::RW,
2798    > {
2799        crate::common::RegisterField::<
2800            3,
2801            0x1,
2802            1,
2803            0,
2804            wupen0::Irqwupen3,
2805            wupen0::Irqwupen3,
2806            Wupen0_SPEC,
2807            crate::common::RW,
2808        >::from_register(self, 0)
2809    }
2810
2811    #[doc = "IRQn Interrupt Software Standby/Snooze Mode Returns Enable bit (n = 0 to 9)"]
2812    #[inline(always)]
2813    pub fn irqwupen4(
2814        self,
2815    ) -> crate::common::RegisterField<
2816        4,
2817        0x1,
2818        1,
2819        0,
2820        wupen0::Irqwupen4,
2821        wupen0::Irqwupen4,
2822        Wupen0_SPEC,
2823        crate::common::RW,
2824    > {
2825        crate::common::RegisterField::<
2826            4,
2827            0x1,
2828            1,
2829            0,
2830            wupen0::Irqwupen4,
2831            wupen0::Irqwupen4,
2832            Wupen0_SPEC,
2833            crate::common::RW,
2834        >::from_register(self, 0)
2835    }
2836
2837    #[doc = "IRQn Interrupt Software Standby/Snooze Mode Returns Enable bit (n = 0 to 9)"]
2838    #[inline(always)]
2839    pub fn irqwupen5(
2840        self,
2841    ) -> crate::common::RegisterField<
2842        5,
2843        0x1,
2844        1,
2845        0,
2846        wupen0::Irqwupen5,
2847        wupen0::Irqwupen5,
2848        Wupen0_SPEC,
2849        crate::common::RW,
2850    > {
2851        crate::common::RegisterField::<
2852            5,
2853            0x1,
2854            1,
2855            0,
2856            wupen0::Irqwupen5,
2857            wupen0::Irqwupen5,
2858            Wupen0_SPEC,
2859            crate::common::RW,
2860        >::from_register(self, 0)
2861    }
2862
2863    #[doc = "IRQn Interrupt Software Standby/Snooze Mode Returns Enable bit (n = 0 to 9)"]
2864    #[inline(always)]
2865    pub fn irqwupen6(
2866        self,
2867    ) -> crate::common::RegisterField<
2868        6,
2869        0x1,
2870        1,
2871        0,
2872        wupen0::Irqwupen6,
2873        wupen0::Irqwupen6,
2874        Wupen0_SPEC,
2875        crate::common::RW,
2876    > {
2877        crate::common::RegisterField::<
2878            6,
2879            0x1,
2880            1,
2881            0,
2882            wupen0::Irqwupen6,
2883            wupen0::Irqwupen6,
2884            Wupen0_SPEC,
2885            crate::common::RW,
2886        >::from_register(self, 0)
2887    }
2888
2889    #[doc = "IRQn Interrupt Software Standby/Snooze Mode Returns Enable bit (n = 0 to 9)"]
2890    #[inline(always)]
2891    pub fn irqwupen7(
2892        self,
2893    ) -> crate::common::RegisterField<
2894        7,
2895        0x1,
2896        1,
2897        0,
2898        wupen0::Irqwupen7,
2899        wupen0::Irqwupen7,
2900        Wupen0_SPEC,
2901        crate::common::RW,
2902    > {
2903        crate::common::RegisterField::<
2904            7,
2905            0x1,
2906            1,
2907            0,
2908            wupen0::Irqwupen7,
2909            wupen0::Irqwupen7,
2910            Wupen0_SPEC,
2911            crate::common::RW,
2912        >::from_register(self, 0)
2913    }
2914
2915    #[doc = "IRQn Interrupt Software Standby/Snooze Mode Returns Enable bit (n = 0 to 9)"]
2916    #[inline(always)]
2917    pub fn irqwupen8(
2918        self,
2919    ) -> crate::common::RegisterField<
2920        8,
2921        0x1,
2922        1,
2923        0,
2924        wupen0::Irqwupen8,
2925        wupen0::Irqwupen8,
2926        Wupen0_SPEC,
2927        crate::common::RW,
2928    > {
2929        crate::common::RegisterField::<
2930            8,
2931            0x1,
2932            1,
2933            0,
2934            wupen0::Irqwupen8,
2935            wupen0::Irqwupen8,
2936            Wupen0_SPEC,
2937            crate::common::RW,
2938        >::from_register(self, 0)
2939    }
2940
2941    #[doc = "IRQn Interrupt Software Standby/Snooze Mode Returns Enable bit (n = 0 to 9)"]
2942    #[inline(always)]
2943    pub fn irqwupen9(
2944        self,
2945    ) -> crate::common::RegisterField<
2946        9,
2947        0x1,
2948        1,
2949        0,
2950        wupen0::Irqwupen9,
2951        wupen0::Irqwupen9,
2952        Wupen0_SPEC,
2953        crate::common::RW,
2954    > {
2955        crate::common::RegisterField::<
2956            9,
2957            0x1,
2958            1,
2959            0,
2960            wupen0::Irqwupen9,
2961            wupen0::Irqwupen9,
2962            Wupen0_SPEC,
2963            crate::common::RW,
2964        >::from_register(self, 0)
2965    }
2966
2967    #[doc = "IRQ13 Interrupt Software Standby/Snooze Mode Returns Enable bit"]
2968    #[inline(always)]
2969    pub fn irqwupen13(
2970        self,
2971    ) -> crate::common::RegisterField<
2972        13,
2973        0x1,
2974        1,
2975        0,
2976        wupen0::Irqwupen13,
2977        wupen0::Irqwupen13,
2978        Wupen0_SPEC,
2979        crate::common::RW,
2980    > {
2981        crate::common::RegisterField::<
2982            13,
2983            0x1,
2984            1,
2985            0,
2986            wupen0::Irqwupen13,
2987            wupen0::Irqwupen13,
2988            Wupen0_SPEC,
2989            crate::common::RW,
2990        >::from_register(self, 0)
2991    }
2992
2993    #[doc = "IWDT Interrupt Software Standby/Snooze Mode Returns Enable bit"]
2994    #[inline(always)]
2995    pub fn iwdtwupen(
2996        self,
2997    ) -> crate::common::RegisterField<
2998        16,
2999        0x1,
3000        1,
3001        0,
3002        wupen0::Iwdtwupen,
3003        wupen0::Iwdtwupen,
3004        Wupen0_SPEC,
3005        crate::common::RW,
3006    > {
3007        crate::common::RegisterField::<
3008            16,
3009            0x1,
3010            1,
3011            0,
3012            wupen0::Iwdtwupen,
3013            wupen0::Iwdtwupen,
3014            Wupen0_SPEC,
3015            crate::common::RW,
3016        >::from_register(self, 0)
3017    }
3018
3019    #[doc = "LVD1 Interrupt Software Standby/Snooze Mode Returns Enable bit"]
3020    #[inline(always)]
3021    pub fn lvd1wupen(
3022        self,
3023    ) -> crate::common::RegisterField<
3024        18,
3025        0x1,
3026        1,
3027        0,
3028        wupen0::Lvd1Wupen,
3029        wupen0::Lvd1Wupen,
3030        Wupen0_SPEC,
3031        crate::common::RW,
3032    > {
3033        crate::common::RegisterField::<
3034            18,
3035            0x1,
3036            1,
3037            0,
3038            wupen0::Lvd1Wupen,
3039            wupen0::Lvd1Wupen,
3040            Wupen0_SPEC,
3041            crate::common::RW,
3042        >::from_register(self, 0)
3043    }
3044
3045    #[doc = "LVD2 Interrupt Software Standby/Snooze Mode Returns Enable bit"]
3046    #[inline(always)]
3047    pub fn lvd2wupen(
3048        self,
3049    ) -> crate::common::RegisterField<
3050        19,
3051        0x1,
3052        1,
3053        0,
3054        wupen0::Lvd2Wupen,
3055        wupen0::Lvd2Wupen,
3056        Wupen0_SPEC,
3057        crate::common::RW,
3058    > {
3059        crate::common::RegisterField::<
3060            19,
3061            0x1,
3062            1,
3063            0,
3064            wupen0::Lvd2Wupen,
3065            wupen0::Lvd2Wupen,
3066            Wupen0_SPEC,
3067            crate::common::RW,
3068        >::from_register(self, 0)
3069    }
3070
3071    #[doc = "RTC Alarm Interrupt Software Standby/Snooze Mode Returns Enable bit"]
3072    #[inline(always)]
3073    pub fn rtcalmwupen(
3074        self,
3075    ) -> crate::common::RegisterField<
3076        24,
3077        0x1,
3078        1,
3079        0,
3080        wupen0::Rtcalmwupen,
3081        wupen0::Rtcalmwupen,
3082        Wupen0_SPEC,
3083        crate::common::RW,
3084    > {
3085        crate::common::RegisterField::<
3086            24,
3087            0x1,
3088            1,
3089            0,
3090            wupen0::Rtcalmwupen,
3091            wupen0::Rtcalmwupen,
3092            Wupen0_SPEC,
3093            crate::common::RW,
3094        >::from_register(self, 0)
3095    }
3096
3097    #[doc = "RTC Period Interrupt Software Standby/Snooze Mode Returns Enable bit"]
3098    #[inline(always)]
3099    pub fn rtcprdwupen(
3100        self,
3101    ) -> crate::common::RegisterField<
3102        25,
3103        0x1,
3104        1,
3105        0,
3106        wupen0::Rtcprdwupen,
3107        wupen0::Rtcprdwupen,
3108        Wupen0_SPEC,
3109        crate::common::RW,
3110    > {
3111        crate::common::RegisterField::<
3112            25,
3113            0x1,
3114            1,
3115            0,
3116            wupen0::Rtcprdwupen,
3117            wupen0::Rtcprdwupen,
3118            Wupen0_SPEC,
3119            crate::common::RW,
3120        >::from_register(self, 0)
3121    }
3122
3123    #[doc = "USBFS0 Interrupt Software Standby/Snooze Mode Returns Enable bit"]
3124    #[inline(always)]
3125    pub fn usbfs0wupen(
3126        self,
3127    ) -> crate::common::RegisterField<
3128        27,
3129        0x1,
3130        1,
3131        0,
3132        wupen0::Usbfs0Wupen,
3133        wupen0::Usbfs0Wupen,
3134        Wupen0_SPEC,
3135        crate::common::RW,
3136    > {
3137        crate::common::RegisterField::<
3138            27,
3139            0x1,
3140            1,
3141            0,
3142            wupen0::Usbfs0Wupen,
3143            wupen0::Usbfs0Wupen,
3144            Wupen0_SPEC,
3145            crate::common::RW,
3146        >::from_register(self, 0)
3147    }
3148
3149    #[doc = "AGT1 Underflow Interrupt Software Standby/Snooze Mode Returns Enable bit"]
3150    #[inline(always)]
3151    pub fn agt1udwupen(
3152        self,
3153    ) -> crate::common::RegisterField<
3154        28,
3155        0x1,
3156        1,
3157        0,
3158        wupen0::Agt1Udwupen,
3159        wupen0::Agt1Udwupen,
3160        Wupen0_SPEC,
3161        crate::common::RW,
3162    > {
3163        crate::common::RegisterField::<
3164            28,
3165            0x1,
3166            1,
3167            0,
3168            wupen0::Agt1Udwupen,
3169            wupen0::Agt1Udwupen,
3170            Wupen0_SPEC,
3171            crate::common::RW,
3172        >::from_register(self, 0)
3173    }
3174
3175    #[doc = "AGT1 Compare Match A Interrupt Software Standby/Snooze Mode Returns Enable bit"]
3176    #[inline(always)]
3177    pub fn agt1cawupen(
3178        self,
3179    ) -> crate::common::RegisterField<
3180        29,
3181        0x1,
3182        1,
3183        0,
3184        wupen0::Agt1Cawupen,
3185        wupen0::Agt1Cawupen,
3186        Wupen0_SPEC,
3187        crate::common::RW,
3188    > {
3189        crate::common::RegisterField::<
3190            29,
3191            0x1,
3192            1,
3193            0,
3194            wupen0::Agt1Cawupen,
3195            wupen0::Agt1Cawupen,
3196            Wupen0_SPEC,
3197            crate::common::RW,
3198        >::from_register(self, 0)
3199    }
3200
3201    #[doc = "AGT1 Compare Match B Interrupt Software Standby/Snooze Mode Returns Enable bit"]
3202    #[inline(always)]
3203    pub fn agt1cbwupen(
3204        self,
3205    ) -> crate::common::RegisterField<
3206        30,
3207        0x1,
3208        1,
3209        0,
3210        wupen0::Agt1Cbwupen,
3211        wupen0::Agt1Cbwupen,
3212        Wupen0_SPEC,
3213        crate::common::RW,
3214    > {
3215        crate::common::RegisterField::<
3216            30,
3217            0x1,
3218            1,
3219            0,
3220            wupen0::Agt1Cbwupen,
3221            wupen0::Agt1Cbwupen,
3222            Wupen0_SPEC,
3223            crate::common::RW,
3224        >::from_register(self, 0)
3225    }
3226
3227    #[doc = "IIC0 Address Match Interrupt Software Standby/Snooze Mode Returns Enable bit"]
3228    #[inline(always)]
3229    pub fn iic0wupen(
3230        self,
3231    ) -> crate::common::RegisterField<
3232        31,
3233        0x1,
3234        1,
3235        0,
3236        wupen0::Iic0Wupen,
3237        wupen0::Iic0Wupen,
3238        Wupen0_SPEC,
3239        crate::common::RW,
3240    > {
3241        crate::common::RegisterField::<
3242            31,
3243            0x1,
3244            1,
3245            0,
3246            wupen0::Iic0Wupen,
3247            wupen0::Iic0Wupen,
3248            Wupen0_SPEC,
3249            crate::common::RW,
3250        >::from_register(self, 0)
3251    }
3252}
3253impl ::core::default::Default for Wupen0 {
3254    #[inline(always)]
3255    fn default() -> Wupen0 {
3256        <crate::RegValueT<Wupen0_SPEC> as RegisterValue<_>>::new(0)
3257    }
3258}
3259pub mod wupen0 {
3260
3261    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
3262    pub struct Irqwupen0_SPEC;
3263    pub type Irqwupen0 = crate::EnumBitfieldStruct<u8, Irqwupen0_SPEC>;
3264    impl Irqwupen0 {
3265        #[doc = "Software Standby/Snooze Mode returns by IRQn interrupt is disabled"]
3266        pub const _0: Self = Self::new(0);
3267
3268        #[doc = "Software Standby/Snooze Mode returns by IRQn interrupt is enabled"]
3269        pub const _1: Self = Self::new(1);
3270    }
3271    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
3272    pub struct Irqwupen1_SPEC;
3273    pub type Irqwupen1 = crate::EnumBitfieldStruct<u8, Irqwupen1_SPEC>;
3274    impl Irqwupen1 {
3275        #[doc = "Software Standby/Snooze Mode returns by IRQn interrupt is disabled"]
3276        pub const _0: Self = Self::new(0);
3277
3278        #[doc = "Software Standby/Snooze Mode returns by IRQn interrupt is enabled"]
3279        pub const _1: Self = Self::new(1);
3280    }
3281    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
3282    pub struct Irqwupen2_SPEC;
3283    pub type Irqwupen2 = crate::EnumBitfieldStruct<u8, Irqwupen2_SPEC>;
3284    impl Irqwupen2 {
3285        #[doc = "Software Standby/Snooze Mode returns by IRQn interrupt is disabled"]
3286        pub const _0: Self = Self::new(0);
3287
3288        #[doc = "Software Standby/Snooze Mode returns by IRQn interrupt is enabled"]
3289        pub const _1: Self = Self::new(1);
3290    }
3291    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
3292    pub struct Irqwupen3_SPEC;
3293    pub type Irqwupen3 = crate::EnumBitfieldStruct<u8, Irqwupen3_SPEC>;
3294    impl Irqwupen3 {
3295        #[doc = "Software Standby/Snooze Mode returns by IRQn interrupt is disabled"]
3296        pub const _0: Self = Self::new(0);
3297
3298        #[doc = "Software Standby/Snooze Mode returns by IRQn interrupt is enabled"]
3299        pub const _1: Self = Self::new(1);
3300    }
3301    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
3302    pub struct Irqwupen4_SPEC;
3303    pub type Irqwupen4 = crate::EnumBitfieldStruct<u8, Irqwupen4_SPEC>;
3304    impl Irqwupen4 {
3305        #[doc = "Software Standby/Snooze Mode returns by IRQn interrupt is disabled"]
3306        pub const _0: Self = Self::new(0);
3307
3308        #[doc = "Software Standby/Snooze Mode returns by IRQn interrupt is enabled"]
3309        pub const _1: Self = Self::new(1);
3310    }
3311    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
3312    pub struct Irqwupen5_SPEC;
3313    pub type Irqwupen5 = crate::EnumBitfieldStruct<u8, Irqwupen5_SPEC>;
3314    impl Irqwupen5 {
3315        #[doc = "Software Standby/Snooze Mode returns by IRQn interrupt is disabled"]
3316        pub const _0: Self = Self::new(0);
3317
3318        #[doc = "Software Standby/Snooze Mode returns by IRQn interrupt is enabled"]
3319        pub const _1: Self = Self::new(1);
3320    }
3321    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
3322    pub struct Irqwupen6_SPEC;
3323    pub type Irqwupen6 = crate::EnumBitfieldStruct<u8, Irqwupen6_SPEC>;
3324    impl Irqwupen6 {
3325        #[doc = "Software Standby/Snooze Mode returns by IRQn interrupt is disabled"]
3326        pub const _0: Self = Self::new(0);
3327
3328        #[doc = "Software Standby/Snooze Mode returns by IRQn interrupt is enabled"]
3329        pub const _1: Self = Self::new(1);
3330    }
3331    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
3332    pub struct Irqwupen7_SPEC;
3333    pub type Irqwupen7 = crate::EnumBitfieldStruct<u8, Irqwupen7_SPEC>;
3334    impl Irqwupen7 {
3335        #[doc = "Software Standby/Snooze Mode returns by IRQn interrupt is disabled"]
3336        pub const _0: Self = Self::new(0);
3337
3338        #[doc = "Software Standby/Snooze Mode returns by IRQn interrupt is enabled"]
3339        pub const _1: Self = Self::new(1);
3340    }
3341    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
3342    pub struct Irqwupen8_SPEC;
3343    pub type Irqwupen8 = crate::EnumBitfieldStruct<u8, Irqwupen8_SPEC>;
3344    impl Irqwupen8 {
3345        #[doc = "Software Standby/Snooze Mode returns by IRQn interrupt is disabled"]
3346        pub const _0: Self = Self::new(0);
3347
3348        #[doc = "Software Standby/Snooze Mode returns by IRQn interrupt is enabled"]
3349        pub const _1: Self = Self::new(1);
3350    }
3351    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
3352    pub struct Irqwupen9_SPEC;
3353    pub type Irqwupen9 = crate::EnumBitfieldStruct<u8, Irqwupen9_SPEC>;
3354    impl Irqwupen9 {
3355        #[doc = "Software Standby/Snooze Mode returns by IRQn interrupt is disabled"]
3356        pub const _0: Self = Self::new(0);
3357
3358        #[doc = "Software Standby/Snooze Mode returns by IRQn interrupt is enabled"]
3359        pub const _1: Self = Self::new(1);
3360    }
3361    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
3362    pub struct Irqwupen13_SPEC;
3363    pub type Irqwupen13 = crate::EnumBitfieldStruct<u8, Irqwupen13_SPEC>;
3364    impl Irqwupen13 {
3365        #[doc = "Software Standby/Snooze Mode returns by IRQ13 interrupt is disabled"]
3366        pub const _0: Self = Self::new(0);
3367
3368        #[doc = "Software Standby/Snooze Mode returns by IRQ13 interrupt is enabled"]
3369        pub const _1: Self = Self::new(1);
3370    }
3371    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
3372    pub struct Iwdtwupen_SPEC;
3373    pub type Iwdtwupen = crate::EnumBitfieldStruct<u8, Iwdtwupen_SPEC>;
3374    impl Iwdtwupen {
3375        #[doc = "Software Standby/Snooze Mode returns by IWDT interrupt is disabled"]
3376        pub const _0: Self = Self::new(0);
3377
3378        #[doc = "Software Standby/Snooze Mode returns by IWDT interrupt is enabled"]
3379        pub const _1: Self = Self::new(1);
3380    }
3381    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
3382    pub struct Lvd1Wupen_SPEC;
3383    pub type Lvd1Wupen = crate::EnumBitfieldStruct<u8, Lvd1Wupen_SPEC>;
3384    impl Lvd1Wupen {
3385        #[doc = "Software Standby/Snooze Mode returns by LVD1 interrupt is disabled"]
3386        pub const _0: Self = Self::new(0);
3387
3388        #[doc = "Software Standby/Snooze Mode returns by LVD1 interrupt is enabled"]
3389        pub const _1: Self = Self::new(1);
3390    }
3391    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
3392    pub struct Lvd2Wupen_SPEC;
3393    pub type Lvd2Wupen = crate::EnumBitfieldStruct<u8, Lvd2Wupen_SPEC>;
3394    impl Lvd2Wupen {
3395        #[doc = "Software Standby/Snooze Mode returns by LVD2 interrupt is disabled"]
3396        pub const _0: Self = Self::new(0);
3397
3398        #[doc = "Software Standby/Snooze Mode returns by LVD2 interrupt is enabled"]
3399        pub const _1: Self = Self::new(1);
3400    }
3401    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
3402    pub struct Rtcalmwupen_SPEC;
3403    pub type Rtcalmwupen = crate::EnumBitfieldStruct<u8, Rtcalmwupen_SPEC>;
3404    impl Rtcalmwupen {
3405        #[doc = "Software Standby/Snooze Mode returns by RTC alarm interrupt is disabled"]
3406        pub const _0: Self = Self::new(0);
3407
3408        #[doc = "Software Standby/Snooze Mode returns by RTC alarm interrupt is enabled"]
3409        pub const _1: Self = Self::new(1);
3410    }
3411    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
3412    pub struct Rtcprdwupen_SPEC;
3413    pub type Rtcprdwupen = crate::EnumBitfieldStruct<u8, Rtcprdwupen_SPEC>;
3414    impl Rtcprdwupen {
3415        #[doc = "Software Standby/Snooze Mode returns by RTC period interrupt is disabled"]
3416        pub const _0: Self = Self::new(0);
3417
3418        #[doc = "Software Standby/Snooze Mode returns by RTC period interrupt is enabled"]
3419        pub const _1: Self = Self::new(1);
3420    }
3421    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
3422    pub struct Usbfs0Wupen_SPEC;
3423    pub type Usbfs0Wupen = crate::EnumBitfieldStruct<u8, Usbfs0Wupen_SPEC>;
3424    impl Usbfs0Wupen {
3425        #[doc = "Software Standby/Snooze Mode returns by USBFS0 interrupt is disabled"]
3426        pub const _0: Self = Self::new(0);
3427
3428        #[doc = "Software Standby/Snooze Mode returns by USBFS0 interrupt is enabled"]
3429        pub const _1: Self = Self::new(1);
3430    }
3431    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
3432    pub struct Agt1Udwupen_SPEC;
3433    pub type Agt1Udwupen = crate::EnumBitfieldStruct<u8, Agt1Udwupen_SPEC>;
3434    impl Agt1Udwupen {
3435        #[doc = "Software Standby/Snooze Mode returns by AGT1 underflow interrupt is disabled"]
3436        pub const _0: Self = Self::new(0);
3437
3438        #[doc = "Software Standby/Snooze Mode returns by AGT1 underflow interrupt is enabled"]
3439        pub const _1: Self = Self::new(1);
3440    }
3441    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
3442    pub struct Agt1Cawupen_SPEC;
3443    pub type Agt1Cawupen = crate::EnumBitfieldStruct<u8, Agt1Cawupen_SPEC>;
3444    impl Agt1Cawupen {
3445        #[doc = "Software Standby/Snooze Mode returns by AGT1 compare match A interrupt is disabled"]
3446        pub const _0: Self = Self::new(0);
3447
3448        #[doc = "Software Standby/Snooze Mode returns by AGT1 compare match A interrupt is enabled"]
3449        pub const _1: Self = Self::new(1);
3450    }
3451    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
3452    pub struct Agt1Cbwupen_SPEC;
3453    pub type Agt1Cbwupen = crate::EnumBitfieldStruct<u8, Agt1Cbwupen_SPEC>;
3454    impl Agt1Cbwupen {
3455        #[doc = "Software Standby/Snooze Mode returns by AGT1 compare match B interrupt is disabled"]
3456        pub const _0: Self = Self::new(0);
3457
3458        #[doc = "Software Standby/Snooze Mode returns by AGT1 compare match B interrupt is enabled"]
3459        pub const _1: Self = Self::new(1);
3460    }
3461    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
3462    pub struct Iic0Wupen_SPEC;
3463    pub type Iic0Wupen = crate::EnumBitfieldStruct<u8, Iic0Wupen_SPEC>;
3464    impl Iic0Wupen {
3465        #[doc = "Software Standby/Snooze Mode returns by IIC0 address match interrupt is disabled"]
3466        pub const _0: Self = Self::new(0);
3467
3468        #[doc = "Software Standby/Snooze Mode returns by IIC0 address match interrupt is enabled"]
3469        pub const _1: Self = Self::new(1);
3470    }
3471}
3472#[doc(hidden)]
3473#[derive(Copy, Clone, Eq, PartialEq)]
3474pub struct Wupen1_SPEC;
3475impl crate::sealed::RegSpec for Wupen1_SPEC {
3476    type DataType = u32;
3477}
3478
3479#[doc = "Wake Up interrupt enable register 1"]
3480pub type Wupen1 = crate::RegValueT<Wupen1_SPEC>;
3481
3482impl Wupen1 {
3483    #[doc = "AGT3 Underflow Interrupt Software Standby Return Enable bit"]
3484    #[inline(always)]
3485    pub fn agt3udwupen(
3486        self,
3487    ) -> crate::common::RegisterField<
3488        0,
3489        0x1,
3490        1,
3491        0,
3492        wupen1::Agt3Udwupen,
3493        wupen1::Agt3Udwupen,
3494        Wupen1_SPEC,
3495        crate::common::RW,
3496    > {
3497        crate::common::RegisterField::<
3498            0,
3499            0x1,
3500            1,
3501            0,
3502            wupen1::Agt3Udwupen,
3503            wupen1::Agt3Udwupen,
3504            Wupen1_SPEC,
3505            crate::common::RW,
3506        >::from_register(self, 0)
3507    }
3508
3509    #[doc = "AGT3 Compare Match A Interrupt Software Standby Return Enable bit"]
3510    #[inline(always)]
3511    pub fn agt3cawupen(
3512        self,
3513    ) -> crate::common::RegisterField<
3514        1,
3515        0x1,
3516        1,
3517        0,
3518        wupen1::Agt3Cawupen,
3519        wupen1::Agt3Cawupen,
3520        Wupen1_SPEC,
3521        crate::common::RW,
3522    > {
3523        crate::common::RegisterField::<
3524            1,
3525            0x1,
3526            1,
3527            0,
3528            wupen1::Agt3Cawupen,
3529            wupen1::Agt3Cawupen,
3530            Wupen1_SPEC,
3531            crate::common::RW,
3532        >::from_register(self, 0)
3533    }
3534
3535    #[doc = "AGT3 Compare Match B Interrupt Software Standby Return Enable bit"]
3536    #[inline(always)]
3537    pub fn agt3cbwupen(
3538        self,
3539    ) -> crate::common::RegisterField<
3540        2,
3541        0x1,
3542        1,
3543        0,
3544        wupen1::Agt3Cbwupen,
3545        wupen1::Agt3Cbwupen,
3546        Wupen1_SPEC,
3547        crate::common::RW,
3548    > {
3549        crate::common::RegisterField::<
3550            2,
3551            0x1,
3552            1,
3553            0,
3554            wupen1::Agt3Cbwupen,
3555            wupen1::Agt3Cbwupen,
3556            Wupen1_SPEC,
3557            crate::common::RW,
3558        >::from_register(self, 0)
3559    }
3560}
3561impl ::core::default::Default for Wupen1 {
3562    #[inline(always)]
3563    fn default() -> Wupen1 {
3564        <crate::RegValueT<Wupen1_SPEC> as RegisterValue<_>>::new(0)
3565    }
3566}
3567pub mod wupen1 {
3568
3569    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
3570    pub struct Agt3Udwupen_SPEC;
3571    pub type Agt3Udwupen = crate::EnumBitfieldStruct<u8, Agt3Udwupen_SPEC>;
3572    impl Agt3Udwupen {
3573        #[doc = "Software standby returns by AGT3 underflow interrupt is disabled"]
3574        pub const _0: Self = Self::new(0);
3575
3576        #[doc = "Software standby returns by AGT3 underflow interrupt is enabled"]
3577        pub const _1: Self = Self::new(1);
3578    }
3579    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
3580    pub struct Agt3Cawupen_SPEC;
3581    pub type Agt3Cawupen = crate::EnumBitfieldStruct<u8, Agt3Cawupen_SPEC>;
3582    impl Agt3Cawupen {
3583        #[doc = "Software standby returns by AGT3 compare match A interrupt is disabled"]
3584        pub const _0: Self = Self::new(0);
3585
3586        #[doc = "Software standby returns by AGT3 compare match A interrupt is enabled"]
3587        pub const _1: Self = Self::new(1);
3588    }
3589    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
3590    pub struct Agt3Cbwupen_SPEC;
3591    pub type Agt3Cbwupen = crate::EnumBitfieldStruct<u8, Agt3Cbwupen_SPEC>;
3592    impl Agt3Cbwupen {
3593        #[doc = "Software standby returns by AGT3 compare match B interrupt is disabled"]
3594        pub const _0: Self = Self::new(0);
3595
3596        #[doc = "Software standby returns by AGT3 compare match B interrupt is enabled"]
3597        pub const _1: Self = Self::new(1);
3598    }
3599}
3600#[doc(hidden)]
3601#[derive(Copy, Clone, Eq, PartialEq)]
3602pub struct Selsr0_SPEC;
3603impl crate::sealed::RegSpec for Selsr0_SPEC {
3604    type DataType = u16;
3605}
3606
3607#[doc = "SYS Event Link Setting Register"]
3608pub type Selsr0 = crate::RegValueT<Selsr0_SPEC>;
3609
3610impl NoBitfieldReg<Selsr0_SPEC> for Selsr0 {}
3611impl ::core::default::Default for Selsr0 {
3612    #[inline(always)]
3613    fn default() -> Selsr0 {
3614        <crate::RegValueT<Selsr0_SPEC> as RegisterValue<_>>::new(0)
3615    }
3616}
3617
3618#[doc(hidden)]
3619#[derive(Copy, Clone, Eq, PartialEq)]
3620pub struct Delsr_SPEC;
3621impl crate::sealed::RegSpec for Delsr_SPEC {
3622    type DataType = u32;
3623}
3624
3625#[doc = "DMAC Event Link Setting Register %s"]
3626pub type Delsr = crate::RegValueT<Delsr_SPEC>;
3627
3628impl Delsr {
3629    #[doc = "DMAC Event Link Select"]
3630    #[inline(always)]
3631    pub fn dels(
3632        self,
3633    ) -> crate::common::RegisterField<
3634        0,
3635        0x1ff,
3636        1,
3637        0,
3638        delsr::Dels,
3639        delsr::Dels,
3640        Delsr_SPEC,
3641        crate::common::RW,
3642    > {
3643        crate::common::RegisterField::<
3644            0,
3645            0x1ff,
3646            1,
3647            0,
3648            delsr::Dels,
3649            delsr::Dels,
3650            Delsr_SPEC,
3651            crate::common::RW,
3652        >::from_register(self, 0)
3653    }
3654
3655    #[doc = "DMAC Activation Request Status Flag"]
3656    #[inline(always)]
3657    pub fn ir(
3658        self,
3659    ) -> crate::common::RegisterField<
3660        16,
3661        0x1,
3662        1,
3663        0,
3664        delsr::Ir,
3665        delsr::Ir,
3666        Delsr_SPEC,
3667        crate::common::RW,
3668    > {
3669        crate::common::RegisterField::<
3670            16,
3671            0x1,
3672            1,
3673            0,
3674            delsr::Ir,
3675            delsr::Ir,
3676            Delsr_SPEC,
3677            crate::common::RW,
3678        >::from_register(self, 0)
3679    }
3680}
3681impl ::core::default::Default for Delsr {
3682    #[inline(always)]
3683    fn default() -> Delsr {
3684        <crate::RegValueT<Delsr_SPEC> as RegisterValue<_>>::new(0)
3685    }
3686}
3687pub mod delsr {
3688
3689    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
3690    pub struct Dels_SPEC;
3691    pub type Dels = crate::EnumBitfieldStruct<u8, Dels_SPEC>;
3692    impl Dels {
3693        #[doc = "Disable interrupts to the associated DMAC module."]
3694        pub const _0_X_00: Self = Self::new(0);
3695    }
3696    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
3697    pub struct Ir_SPEC;
3698    pub type Ir = crate::EnumBitfieldStruct<u8, Ir_SPEC>;
3699    impl Ir {
3700        #[doc = "No DMAC activation request occurred."]
3701        pub const _0: Self = Self::new(0);
3702
3703        #[doc = "DMAC activation request occurred."]
3704        pub const _1: Self = Self::new(1);
3705    }
3706}
3707#[doc(hidden)]
3708#[derive(Copy, Clone, Eq, PartialEq)]
3709pub struct Ielsr_SPEC;
3710impl crate::sealed::RegSpec for Ielsr_SPEC {
3711    type DataType = u32;
3712}
3713
3714#[doc = "ICU Event Link Setting Register %s"]
3715pub type Ielsr = crate::RegValueT<Ielsr_SPEC>;
3716
3717impl NoBitfieldReg<Ielsr_SPEC> for Ielsr {}
3718impl ::core::default::Default for Ielsr {
3719    #[inline(always)]
3720    fn default() -> Ielsr {
3721        <crate::RegValueT<Ielsr_SPEC> as RegisterValue<_>>::new(0)
3722    }
3723}