pub const CORTEX_M: ArchConfig;Expand description
ARM Cortex-M0 / M0+ / M3 — no cache.
cache_line_size = 0 means “no cache”: false-sharing analysis is suppressed entirely for this architecture (division by zero is guarded in the analysis passes). Padding waste and reorder findings still apply.