Skip to main content

Module multi_tile

Module multi_tile 

Source
Expand description

Multi-tile / multi-device dispatch for Intel Level Zero GPUs.

Intel Xe-HPC (Ponte Vecchio) and other large-tile Intel GPUs expose individual compute tiles as Level Zero “sub-devices”. This module discovers those sub-devices and distributes matrix work across them.

§Overview

LevelZeroDevice (root)
  ├── Tile 0  (sub-device handle)
  ├── Tile 1
  └── Tile N-1

When sub-devices are not available (older GPUs, consumer Xe Arc), the MultiTileDispatcher transparently falls back to single-device dispatch.

Structs§

MultiTileConfig
Configuration for the multi-tile dispatcher.
MultiTileDispatcher
Enumerates Level Zero sub-devices and partitions matrix work across tiles.
SubDeviceInfo
Metadata for a single Level Zero sub-device (compute tile).
TileWorkSlice
Work assignment for one tile during a GEMM dispatch.

Enums§

WorkDistribution
How to partition a matrix operation across multiple compute tiles.