Docs.rs
openvm-instructions-2.0.1
openvm-instructions 2.0.1
Docs.rs crate page
MIT
OR
Apache-2.0
17 July 2026
Links
Homepage
Repository
crates.io
Source
Owners
jonathanpwang
github:axiom-crypto:zk
Dependencies
backtrace ^0.3.71
normal
derive-new ^0.6.0
normal
itertools ^0.14.0
normal
num-bigint ^0.4.6
normal
num-traits ^0.2.19
normal
openvm-instructions-derive ^2.0.1
normal
openvm-stark-backend ^2.0.0
normal
serde ^1.0.201
normal
strum ^0.26.3
normal
strum_macros ^0.26.4
normal
bitcode ^0.6.5
dev
criterion ^0.5
dev
p3-baby-bear =0.4.3
dev
rand ^0.9.2
dev
Versions
30.39%
of the crate is documented
Platform
x86_64-unknown-linux-gnu
Feature flags
docs.rs
About docs.rs
Badges
Builds
Metadata
Shorthand URLs
Download
Rustdoc JSON
Build queue
Privacy policy
Rust
Rust website
The Book
Standard Library API Reference
Rust by Example
The Cargo Guide
Clippy Documentation
Skip to main content
All
openvm_
instructions
2.0.1
Crate Items
Structs
Enums
Constants
Traits
Functions
Type Aliases
List of all items
Structs
PhantomDiscriminant
SystemOpcodeIter
UnimplementedOpcodeIter
VmOpcode
exe::FnBound
exe::VmExe
instruction::DebugInfo
instruction::Instruction
program::Program
program::ProgramDebugInfo
Enums
SysPhantom
SystemOpcode
UnimplementedOpcode
Traits
LocalOpcode
Functions
program::display_program_with_pc
utils::isize_to_field
utils::parse_biguint_auto
Type Aliases
exe::FnBounds
exe::SparseMemoryImage
Constants
DEFERRAL_AS
instruction::NUM_OPERANDS
program::DEFAULT_PC_STEP
program::MAX_ALLOWED_PC
program::PC_BITS
riscv::RV32_CELL_BITS
riscv::RV32_IMM_AS
riscv::RV32_MEMORY_AS
riscv::RV32_NUM_REGISTERS
riscv::RV32_REGISTER_AS
riscv::RV32_REGISTER_NUM_LIMBS