1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40

#[doc = "Reader of register USB_BUFSEG4"]
pub type R = crate::R<u32, super::USB_BUFSEG4>;
#[doc = "Writer for register USB_BUFSEG4"]
pub type W = crate::W<u32, super::USB_BUFSEG4>;
#[doc = "Register USB_BUFSEG4 `reset()`'s with value 0"]
impl crate::ResetValue for super::USB_BUFSEG4 {
    type Type = u32;
    #[inline(always)]
    fn reset_value() -> Self::Type {
        0
    }
}
#[doc = "Reader of field `BUFSEG4`"]
pub type BUFSEG4_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `BUFSEG4`"]
pub struct BUFSEG4_W<'a> {
    w: &'a mut W,
}
impl<'a> BUFSEG4_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x3f << 3)) | (((value as u32) & 0x3f) << 3);
        self.w
    }
}
impl R {
    #[doc = "Bits 3:8 - It is used to indicate the offset address for each endpoint with the USB SRAM starting address. The effective starting address of the endpoint is: USB_SRAM address + { BUFSEG4\\[8:3\\], 3'b000} Where the USB_SRAM address = 0x40060100h. Refer to section 5.4.4.7 for the endpoint SRAM structure and its description."]
    #[inline(always)]
    pub fn bufseg4(&self) -> BUFSEG4_R {
        BUFSEG4_R::new(((self.bits >> 3) & 0x3f) as u8)
    }
}
impl W {
    #[doc = "Bits 3:8 - It is used to indicate the offset address for each endpoint with the USB SRAM starting address. The effective starting address of the endpoint is: USB_SRAM address + { BUFSEG4\\[8:3\\], 3'b000} Where the USB_SRAM address = 0x40060100h. Refer to section 5.4.4.7 for the endpoint SRAM structure and its description."]
    #[inline(always)]
    pub fn bufseg4(&mut self) -> BUFSEG4_W {
        BUFSEG4_W { w: self }
    }
}