Struct nrf52svd::mwu::inten::R
[−]
[src]
pub struct R { /* fields omitted */ }
Value read from the register
Methods
impl R
[src]
fn bits(&self) -> u32
[src]
Value of the register as raw bits
fn region0wa(&self) -> REGION0WAR
[src]
Bit 0 - Enable or disable interrupt for REGION[0].WA event
fn region0ra(&self) -> REGION0RAR
[src]
Bit 1 - Enable or disable interrupt for REGION[0].RA event
fn region1wa(&self) -> REGION1WAR
[src]
Bit 2 - Enable or disable interrupt for REGION[1].WA event
fn region1ra(&self) -> REGION1RAR
[src]
Bit 3 - Enable or disable interrupt for REGION[1].RA event
fn region2wa(&self) -> REGION2WAR
[src]
Bit 4 - Enable or disable interrupt for REGION[2].WA event
fn region2ra(&self) -> REGION2RAR
[src]
Bit 5 - Enable or disable interrupt for REGION[2].RA event
fn region3wa(&self) -> REGION3WAR
[src]
Bit 6 - Enable or disable interrupt for REGION[3].WA event
fn region3ra(&self) -> REGION3RAR
[src]
Bit 7 - Enable or disable interrupt for REGION[3].RA event
fn pregion0wa(&self) -> PREGION0WAR
[src]
Bit 24 - Enable or disable interrupt for PREGION[0].WA event
fn pregion0ra(&self) -> PREGION0RAR
[src]
Bit 25 - Enable or disable interrupt for PREGION[0].RA event
fn pregion1wa(&self) -> PREGION1WAR
[src]
Bit 26 - Enable or disable interrupt for PREGION[1].WA event
fn pregion1ra(&self) -> PREGION1RAR
[src]
Bit 27 - Enable or disable interrupt for PREGION[1].RA event