1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154
#[doc = "Reader of register UCA0CTL1"] pub type R = crate::R<u8, super::UCA0CTL1>; #[doc = "Writer for register UCA0CTL1"] pub type W = crate::W<u8, super::UCA0CTL1>; #[doc = "Register UCA0CTL1 `reset()`'s with value 0"] impl crate::ResetValue for super::UCA0CTL1 { type Type = u8; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `UCSWRST`"] pub type UCSWRST_R = crate::R<bool, bool>; #[doc = "Write proxy for field `UCSWRST`"] pub struct UCSWRST_W<'a> { w: &'a mut W, } impl<'a> UCSWRST_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u8) & 0x01); self.w } } #[doc = "USCI 1 Clock Source Select 1\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum UCSSEL_A { #[doc = "0: USCI 0 Clock Source: 0"] UCSSEL_0 = 0, #[doc = "1: USCI 0 Clock Source: 1"] UCSSEL_1 = 1, #[doc = "2: USCI 0 Clock Source: 2"] UCSSEL_2 = 2, #[doc = "3: USCI 0 Clock Source: 3"] UCSSEL_3 = 3, } impl From<UCSSEL_A> for u8 { #[inline(always)] fn from(variant: UCSSEL_A) -> Self { variant as _ } } #[doc = "Reader of field `UCSSEL`"] pub type UCSSEL_R = crate::R<u8, UCSSEL_A>; impl UCSSEL_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> UCSSEL_A { match self.bits { 0 => UCSSEL_A::UCSSEL_0, 1 => UCSSEL_A::UCSSEL_1, 2 => UCSSEL_A::UCSSEL_2, 3 => UCSSEL_A::UCSSEL_3, _ => unreachable!(), } } #[doc = "Checks if the value of the field is `UCSSEL_0`"] #[inline(always)] pub fn is_ucssel_0(&self) -> bool { *self == UCSSEL_A::UCSSEL_0 } #[doc = "Checks if the value of the field is `UCSSEL_1`"] #[inline(always)] pub fn is_ucssel_1(&self) -> bool { *self == UCSSEL_A::UCSSEL_1 } #[doc = "Checks if the value of the field is `UCSSEL_2`"] #[inline(always)] pub fn is_ucssel_2(&self) -> bool { *self == UCSSEL_A::UCSSEL_2 } #[doc = "Checks if the value of the field is `UCSSEL_3`"] #[inline(always)] pub fn is_ucssel_3(&self) -> bool { *self == UCSSEL_A::UCSSEL_3 } } #[doc = "Write proxy for field `UCSSEL`"] pub struct UCSSEL_W<'a> { w: &'a mut W, } impl<'a> UCSSEL_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: UCSSEL_A) -> &'a mut W { { self.bits(variant.into()) } } #[doc = "USCI 0 Clock Source: 0"] #[inline(always)] pub fn ucssel_0(self) -> &'a mut W { self.variant(UCSSEL_A::UCSSEL_0) } #[doc = "USCI 0 Clock Source: 1"] #[inline(always)] pub fn ucssel_1(self) -> &'a mut W { self.variant(UCSSEL_A::UCSSEL_1) } #[doc = "USCI 0 Clock Source: 2"] #[inline(always)] pub fn ucssel_2(self) -> &'a mut W { self.variant(UCSSEL_A::UCSSEL_2) } #[doc = "USCI 0 Clock Source: 3"] #[inline(always)] pub fn ucssel_3(self) -> &'a mut W { self.variant(UCSSEL_A::UCSSEL_3) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 6)) | (((value as u8) & 0x03) << 6); self.w } } impl R { #[doc = "Bit 0 - USCI Software Reset"] #[inline(always)] pub fn ucswrst(&self) -> UCSWRST_R { UCSWRST_R::new((self.bits & 0x01) != 0) } #[doc = "Bits 6:7 - USCI 1 Clock Source Select 1"] #[inline(always)] pub fn ucssel(&self) -> UCSSEL_R { UCSSEL_R::new(((self.bits >> 6) & 0x03) as u8) } } impl W { #[doc = "Bit 0 - USCI Software Reset"] #[inline(always)] pub fn ucswrst(&mut self) -> UCSWRST_W { UCSWRST_W { w: self } } #[doc = "Bits 6:7 - USCI 1 Clock Source Select 1"] #[inline(always)] pub fn ucssel(&mut self) -> UCSSEL_W { UCSSEL_W { w: self } } }