1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155
#[doc = "Reader of register ADC10DTC0"] pub type R = crate::R<u8, super::ADC10DTC0>; #[doc = "Writer for register ADC10DTC0"] pub type W = crate::W<u8, super::ADC10DTC0>; #[doc = "Register ADC10DTC0 `reset()`'s with value 0"] impl crate::ResetValue for super::ADC10DTC0 { type Type = u8; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `ADC10FETCH`"] pub type ADC10FETCH_R = crate::R<bool, bool>; #[doc = "Write proxy for field `ADC10FETCH`"] pub struct ADC10FETCH_W<'a> { w: &'a mut W, } impl<'a> ADC10FETCH_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u8) & 0x01); self.w } } #[doc = "Reader of field `ADC10B1`"] pub type ADC10B1_R = crate::R<bool, bool>; #[doc = "Write proxy for field `ADC10B1`"] pub struct ADC10B1_W<'a> { w: &'a mut W, } impl<'a> ADC10B1_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u8) & 0x01) << 1); self.w } } #[doc = "Reader of field `ADC10CT`"] pub type ADC10CT_R = crate::R<bool, bool>; #[doc = "Write proxy for field `ADC10CT`"] pub struct ADC10CT_W<'a> { w: &'a mut W, } impl<'a> ADC10CT_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u8) & 0x01) << 2); self.w } } #[doc = "Reader of field `ADC10TB`"] pub type ADC10TB_R = crate::R<bool, bool>; #[doc = "Write proxy for field `ADC10TB`"] pub struct ADC10TB_W<'a> { w: &'a mut W, } impl<'a> ADC10TB_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u8) & 0x01) << 3); self.w } } impl R { #[doc = "Bit 0 - This bit should normally be reset"] #[inline(always)] pub fn adc10fetch(&self) -> ADC10FETCH_R { ADC10FETCH_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 1 - ADC10 block one"] #[inline(always)] pub fn adc10b1(&self) -> ADC10B1_R { ADC10B1_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 2 - ADC10 continuous transfer"] #[inline(always)] pub fn adc10ct(&self) -> ADC10CT_R { ADC10CT_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 3 - ADC10 two-block mode"] #[inline(always)] pub fn adc10tb(&self) -> ADC10TB_R { ADC10TB_R::new(((self.bits >> 3) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - This bit should normally be reset"] #[inline(always)] pub fn adc10fetch(&mut self) -> ADC10FETCH_W { ADC10FETCH_W { w: self } } #[doc = "Bit 1 - ADC10 block one"] #[inline(always)] pub fn adc10b1(&mut self) -> ADC10B1_W { ADC10B1_W { w: self } } #[doc = "Bit 2 - ADC10 continuous transfer"] #[inline(always)] pub fn adc10ct(&mut self) -> ADC10CT_W { ADC10CT_W { w: self } } #[doc = "Bit 3 - ADC10 two-block mode"] #[inline(always)] pub fn adc10tb(&mut self) -> ADC10TB_W { ADC10TB_W { w: self } } }