1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148
#[doc = r"Register block"] #[repr(C)] pub struct RegisterBlock { _reserved0: [u8; 1usize], #[doc = "0x01 - USCI A0 LIN Control"] pub uca0abctl: UCA0ABCTL, #[doc = "0x02 - USCI A0 IrDA Transmit Control"] pub uca0irtctl: UCA0IRTCTL, #[doc = "0x03 - USCI A0 IrDA Receive Control"] pub uca0irrctl: UCA0IRRCTL, #[doc = "0x04 - USCI A0 Control Register 0"] pub uca0ctl0: UCA0CTL0, #[doc = "0x05 - USCI A0 Control Register 1"] pub uca0ctl1: UCA0CTL1, #[doc = "0x06 - USCI A0 Baud Rate 0"] pub uca0br0: UCA0BR0, #[doc = "0x07 - USCI A0 Baud Rate 1"] pub uca0br1: UCA0BR1, #[doc = "0x08 - USCI A0 Modulation Control"] pub uca0mctl: UCA0MCTL, #[doc = "0x09 - USCI A0 Status Register"] pub uca0stat: UCA0STAT, #[doc = "0x0a - USCI A0 Receive Buffer"] pub uca0rxbuf: UCA0RXBUF, #[doc = "0x0b - USCI A0 Transmit Buffer"] pub uca0txbuf: UCA0TXBUF, } #[doc = "USCI A0 LIN Control\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [uca0abctl](uca0abctl) module"] pub type UCA0ABCTL = crate::Reg<u8, _UCA0ABCTL>; #[allow(missing_docs)] #[doc(hidden)] pub struct _UCA0ABCTL; #[doc = "`read()` method returns [uca0abctl::R](uca0abctl::R) reader structure"] impl crate::Readable for UCA0ABCTL {} #[doc = "`write(|w| ..)` method takes [uca0abctl::W](uca0abctl::W) writer structure"] impl crate::Writable for UCA0ABCTL {} #[doc = "USCI A0 LIN Control"] pub mod uca0abctl; #[doc = "USCI A0 IrDA Transmit Control\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [uca0irtctl](uca0irtctl) module"] pub type UCA0IRTCTL = crate::Reg<u8, _UCA0IRTCTL>; #[allow(missing_docs)] #[doc(hidden)] pub struct _UCA0IRTCTL; #[doc = "`read()` method returns [uca0irtctl::R](uca0irtctl::R) reader structure"] impl crate::Readable for UCA0IRTCTL {} #[doc = "`write(|w| ..)` method takes [uca0irtctl::W](uca0irtctl::W) writer structure"] impl crate::Writable for UCA0IRTCTL {} #[doc = "USCI A0 IrDA Transmit Control"] pub mod uca0irtctl; #[doc = "USCI A0 IrDA Receive Control\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [uca0irrctl](uca0irrctl) module"] pub type UCA0IRRCTL = crate::Reg<u8, _UCA0IRRCTL>; #[allow(missing_docs)] #[doc(hidden)] pub struct _UCA0IRRCTL; #[doc = "`read()` method returns [uca0irrctl::R](uca0irrctl::R) reader structure"] impl crate::Readable for UCA0IRRCTL {} #[doc = "`write(|w| ..)` method takes [uca0irrctl::W](uca0irrctl::W) writer structure"] impl crate::Writable for UCA0IRRCTL {} #[doc = "USCI A0 IrDA Receive Control"] pub mod uca0irrctl; #[doc = "USCI A0 Control Register 0\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [uca0ctl0](uca0ctl0) module"] pub type UCA0CTL0 = crate::Reg<u8, _UCA0CTL0>; #[allow(missing_docs)] #[doc(hidden)] pub struct _UCA0CTL0; #[doc = "`read()` method returns [uca0ctl0::R](uca0ctl0::R) reader structure"] impl crate::Readable for UCA0CTL0 {} #[doc = "`write(|w| ..)` method takes [uca0ctl0::W](uca0ctl0::W) writer structure"] impl crate::Writable for UCA0CTL0 {} #[doc = "USCI A0 Control Register 0"] pub mod uca0ctl0; #[doc = "USCI A0 Control Register 1\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [uca0ctl1](uca0ctl1) module"] pub type UCA0CTL1 = crate::Reg<u8, _UCA0CTL1>; #[allow(missing_docs)] #[doc(hidden)] pub struct _UCA0CTL1; #[doc = "`read()` method returns [uca0ctl1::R](uca0ctl1::R) reader structure"] impl crate::Readable for UCA0CTL1 {} #[doc = "`write(|w| ..)` method takes [uca0ctl1::W](uca0ctl1::W) writer structure"] impl crate::Writable for UCA0CTL1 {} #[doc = "USCI A0 Control Register 1"] pub mod uca0ctl1; #[doc = "USCI A0 Baud Rate 0\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [uca0br0](uca0br0) module"] pub type UCA0BR0 = crate::Reg<u8, _UCA0BR0>; #[allow(missing_docs)] #[doc(hidden)] pub struct _UCA0BR0; #[doc = "`read()` method returns [uca0br0::R](uca0br0::R) reader structure"] impl crate::Readable for UCA0BR0 {} #[doc = "`write(|w| ..)` method takes [uca0br0::W](uca0br0::W) writer structure"] impl crate::Writable for UCA0BR0 {} #[doc = "USCI A0 Baud Rate 0"] pub mod uca0br0; #[doc = "USCI A0 Baud Rate 1\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [uca0br1](uca0br1) module"] pub type UCA0BR1 = crate::Reg<u8, _UCA0BR1>; #[allow(missing_docs)] #[doc(hidden)] pub struct _UCA0BR1; #[doc = "`read()` method returns [uca0br1::R](uca0br1::R) reader structure"] impl crate::Readable for UCA0BR1 {} #[doc = "`write(|w| ..)` method takes [uca0br1::W](uca0br1::W) writer structure"] impl crate::Writable for UCA0BR1 {} #[doc = "USCI A0 Baud Rate 1"] pub mod uca0br1; #[doc = "USCI A0 Modulation Control\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [uca0mctl](uca0mctl) module"] pub type UCA0MCTL = crate::Reg<u8, _UCA0MCTL>; #[allow(missing_docs)] #[doc(hidden)] pub struct _UCA0MCTL; #[doc = "`read()` method returns [uca0mctl::R](uca0mctl::R) reader structure"] impl crate::Readable for UCA0MCTL {} #[doc = "`write(|w| ..)` method takes [uca0mctl::W](uca0mctl::W) writer structure"] impl crate::Writable for UCA0MCTL {} #[doc = "USCI A0 Modulation Control"] pub mod uca0mctl; #[doc = "USCI A0 Status Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [uca0stat](uca0stat) module"] pub type UCA0STAT = crate::Reg<u8, _UCA0STAT>; #[allow(missing_docs)] #[doc(hidden)] pub struct _UCA0STAT; #[doc = "`read()` method returns [uca0stat::R](uca0stat::R) reader structure"] impl crate::Readable for UCA0STAT {} #[doc = "`write(|w| ..)` method takes [uca0stat::W](uca0stat::W) writer structure"] impl crate::Writable for UCA0STAT {} #[doc = "USCI A0 Status Register"] pub mod uca0stat; #[doc = "USCI A0 Receive Buffer\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [uca0rxbuf](uca0rxbuf) module"] pub type UCA0RXBUF = crate::Reg<u8, _UCA0RXBUF>; #[allow(missing_docs)] #[doc(hidden)] pub struct _UCA0RXBUF; #[doc = "`read()` method returns [uca0rxbuf::R](uca0rxbuf::R) reader structure"] impl crate::Readable for UCA0RXBUF {} #[doc = "`write(|w| ..)` method takes [uca0rxbuf::W](uca0rxbuf::W) writer structure"] impl crate::Writable for UCA0RXBUF {} #[doc = "USCI A0 Receive Buffer"] pub mod uca0rxbuf; #[doc = "USCI A0 Transmit Buffer\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [uca0txbuf](uca0txbuf) module"] pub type UCA0TXBUF = crate::Reg<u8, _UCA0TXBUF>; #[allow(missing_docs)] #[doc(hidden)] pub struct _UCA0TXBUF; #[doc = "`read()` method returns [uca0txbuf::R](uca0txbuf::R) reader structure"] impl crate::Readable for UCA0TXBUF {} #[doc = "`write(|w| ..)` method takes [uca0txbuf::W](uca0txbuf::W) writer structure"] impl crate::Writable for UCA0TXBUF {} #[doc = "USCI A0 Transmit Buffer"] pub mod uca0txbuf;