Struct msp430fr6972::comparator_e::cectl1::CEFDLY_R [−][src]
pub struct CEFDLY_R(_);
Field CEFDLY
reader - Comp. E Filter delay Bit 0
Implementations
impl CEFDLY_R
[src]
impl CEFDLY_R
[src]pub fn is_cefdly_0(&self) -> bool
[src]
pub fn is_cefdly_0(&self) -> bool
[src]Checks if the value of the field is CEFDLY_0
pub fn is_cefdly_1(&self) -> bool
[src]
pub fn is_cefdly_1(&self) -> bool
[src]Checks if the value of the field is CEFDLY_1
pub fn is_cefdly_2(&self) -> bool
[src]
pub fn is_cefdly_2(&self) -> bool
[src]Checks if the value of the field is CEFDLY_2
pub fn is_cefdly_3(&self) -> bool
[src]
pub fn is_cefdly_3(&self) -> bool
[src]Checks if the value of the field is CEFDLY_3
Methods from Deref<Target = FieldReader<u8, CEFDLY_A>>
pub fn bit_is_clear(&self) -> bool
[src]
pub fn bit_is_clear(&self) -> bool
[src]Returns true
if the bit is clear (0).
pub fn bit_is_set(&self) -> bool
[src]
pub fn bit_is_set(&self) -> bool
[src]Returns true
if the bit is set (1).