1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190
#[doc = "Reader of register RPFC"] pub type R = crate::R<u8, super::RPFC>; #[doc = "Writer for register RPFC"] pub type W = crate::W<u8, super::RPFC>; #[doc = "Register RPFC `reset()`'s with value 0"] impl crate::ResetValue for super::RPFC { type Type = u8; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reset Pin Filter Select in Run and Wait Modes\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum RSTFLTSRW_A { #[doc = "0: All filtering disabled"] _00 = 0, #[doc = "1: Bus clock filter enabled for normal operation"] _01 = 1, #[doc = "2: LPO clock filter enabled for normal operation"] _10 = 2, } impl From<RSTFLTSRW_A> for u8 { #[inline(always)] fn from(variant: RSTFLTSRW_A) -> Self { variant as _ } } #[doc = "Reader of field `RSTFLTSRW`"] pub type RSTFLTSRW_R = crate::R<u8, RSTFLTSRW_A>; impl RSTFLTSRW_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<u8, RSTFLTSRW_A> { use crate::Variant::*; match self.bits { 0 => Val(RSTFLTSRW_A::_00), 1 => Val(RSTFLTSRW_A::_01), 2 => Val(RSTFLTSRW_A::_10), i => Res(i), } } #[doc = "Checks if the value of the field is `_00`"] #[inline(always)] pub fn is_00(&self) -> bool { *self == RSTFLTSRW_A::_00 } #[doc = "Checks if the value of the field is `_01`"] #[inline(always)] pub fn is_01(&self) -> bool { *self == RSTFLTSRW_A::_01 } #[doc = "Checks if the value of the field is `_10`"] #[inline(always)] pub fn is_10(&self) -> bool { *self == RSTFLTSRW_A::_10 } } #[doc = "Write proxy for field `RSTFLTSRW`"] pub struct RSTFLTSRW_W<'a> { w: &'a mut W, } impl<'a> RSTFLTSRW_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: RSTFLTSRW_A) -> &'a mut W { unsafe { self.bits(variant.into()) } } #[doc = "All filtering disabled"] #[inline(always)] pub fn _00(self) -> &'a mut W { self.variant(RSTFLTSRW_A::_00) } #[doc = "Bus clock filter enabled for normal operation"] #[inline(always)] pub fn _01(self) -> &'a mut W { self.variant(RSTFLTSRW_A::_01) } #[doc = "LPO clock filter enabled for normal operation"] #[inline(always)] pub fn _10(self) -> &'a mut W { self.variant(RSTFLTSRW_A::_10) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x03) | ((value as u8) & 0x03); self.w } } #[doc = "Reset Pin Filter Select in Stop Mode\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum RSTFLTSS_A { #[doc = "0: All filtering disabled"] _0 = 0, #[doc = "1: LPO clock filter enabled"] _1 = 1, } impl From<RSTFLTSS_A> for bool { #[inline(always)] fn from(variant: RSTFLTSS_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `RSTFLTSS`"] pub type RSTFLTSS_R = crate::R<bool, RSTFLTSS_A>; impl RSTFLTSS_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> RSTFLTSS_A { match self.bits { false => RSTFLTSS_A::_0, true => RSTFLTSS_A::_1, } } #[doc = "Checks if the value of the field is `_0`"] #[inline(always)] pub fn is_0(&self) -> bool { *self == RSTFLTSS_A::_0 } #[doc = "Checks if the value of the field is `_1`"] #[inline(always)] pub fn is_1(&self) -> bool { *self == RSTFLTSS_A::_1 } } #[doc = "Write proxy for field `RSTFLTSS`"] pub struct RSTFLTSS_W<'a> { w: &'a mut W, } impl<'a> RSTFLTSS_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: RSTFLTSS_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "All filtering disabled"] #[inline(always)] pub fn _0(self) -> &'a mut W { self.variant(RSTFLTSS_A::_0) } #[doc = "LPO clock filter enabled"] #[inline(always)] pub fn _1(self) -> &'a mut W { self.variant(RSTFLTSS_A::_1) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u8) & 0x01) << 2); self.w } } impl R { #[doc = "Bits 0:1 - Reset Pin Filter Select in Run and Wait Modes"] #[inline(always)] pub fn rstfltsrw(&self) -> RSTFLTSRW_R { RSTFLTSRW_R::new((self.bits & 0x03) as u8) } #[doc = "Bit 2 - Reset Pin Filter Select in Stop Mode"] #[inline(always)] pub fn rstfltss(&self) -> RSTFLTSS_R { RSTFLTSS_R::new(((self.bits >> 2) & 0x01) != 0) } } impl W { #[doc = "Bits 0:1 - Reset Pin Filter Select in Run and Wait Modes"] #[inline(always)] pub fn rstfltsrw(&mut self) -> RSTFLTSRW_W { RSTFLTSRW_W { w: self } } #[doc = "Bit 2 - Reset Pin Filter Select in Stop Mode"] #[inline(always)] pub fn rstfltss(&mut self) -> RSTFLTSS_W { RSTFLTSS_W { w: self } } }