Attribute Macro verilog

Source
#[verilog]