pub fn parse_verilog_ports( top_name: &LitStr, source_path: &LitStr, verilog_source_path: &Path, ) -> Result<Vec<(String, usize, usize, PortDirection)>, TokenStream>