1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
#[doc = "Register `PIO0_22` reader"]
pub struct R(crate::R<PIO0_22_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<PIO0_22_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<PIO0_22_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<PIO0_22_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `PIO0_22` writer"]
pub struct W(crate::W<PIO0_22_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<PIO0_22_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<PIO0_22_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<PIO0_22_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Selects function mode (on-chip pull-up/pull-down resistor control).\n\nValue on reset: 2"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u8)]
pub enum MODE_A {
#[doc = "0: Inactive. Inactive (no pull-down/pull-up resistor enabled)."]
INACTIVE = 0,
#[doc = "1: Pull-down. Pull-down resistor enabled."]
PULL_DOWN = 1,
#[doc = "2: Pull-up. Pull-up resistor enabled."]
PULL_UP = 2,
#[doc = "3: Repeater. Repeater mode."]
REPEATER = 3,
}
impl From<MODE_A> for u8 {
#[inline(always)]
fn from(variant: MODE_A) -> Self {
variant as _
}
}
#[doc = "Field `MODE` reader - Selects function mode (on-chip pull-up/pull-down resistor control)."]
pub struct MODE_R(crate::FieldReader<u8, MODE_A>);
impl MODE_R {
pub(crate) fn new(bits: u8) -> Self {
MODE_R(crate::FieldReader::new(bits))
}
#[doc = r"Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> MODE_A {
match self.bits {
0 => MODE_A::INACTIVE,
1 => MODE_A::PULL_DOWN,
2 => MODE_A::PULL_UP,
3 => MODE_A::REPEATER,
_ => unreachable!(),
}
}
#[doc = "Checks if the value of the field is `INACTIVE`"]
#[inline(always)]
pub fn is_inactive(&self) -> bool {
**self == MODE_A::INACTIVE
}
#[doc = "Checks if the value of the field is `PULL_DOWN`"]
#[inline(always)]
pub fn is_pull_down(&self) -> bool {
**self == MODE_A::PULL_DOWN
}
#[doc = "Checks if the value of the field is `PULL_UP`"]
#[inline(always)]
pub fn is_pull_up(&self) -> bool {
**self == MODE_A::PULL_UP
}
#[doc = "Checks if the value of the field is `REPEATER`"]
#[inline(always)]
pub fn is_repeater(&self) -> bool {
**self == MODE_A::REPEATER
}
}
impl core::ops::Deref for MODE_R {
type Target = crate::FieldReader<u8, MODE_A>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `MODE` writer - Selects function mode (on-chip pull-up/pull-down resistor control)."]
pub struct MODE_W<'a> {
w: &'a mut W,
}
impl<'a> MODE_W<'a> {
#[doc = r"Writes `variant` to the field"]
#[inline(always)]
pub fn variant(self, variant: MODE_A) -> &'a mut W {
self.bits(variant.into())
}
#[doc = "Inactive. Inactive (no pull-down/pull-up resistor enabled)."]
#[inline(always)]
pub fn inactive(self) -> &'a mut W {
self.variant(MODE_A::INACTIVE)
}
#[doc = "Pull-down. Pull-down resistor enabled."]
#[inline(always)]
pub fn pull_down(self) -> &'a mut W {
self.variant(MODE_A::PULL_DOWN)
}
#[doc = "Pull-up. Pull-up resistor enabled."]
#[inline(always)]
pub fn pull_up(self) -> &'a mut W {
self.variant(MODE_A::PULL_UP)
}
#[doc = "Repeater. Repeater mode."]
#[inline(always)]
pub fn repeater(self) -> &'a mut W {
self.variant(MODE_A::REPEATER)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bits(self, value: u8) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x03 << 3)) | ((value as u32 & 0x03) << 3);
self.w
}
}
#[doc = "Hysteresis.\n\nValue on reset: 1"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum HYS_A {
#[doc = "0: Disable"]
DISABLE = 0,
#[doc = "1: Enable"]
ENABLE = 1,
}
impl From<HYS_A> for bool {
#[inline(always)]
fn from(variant: HYS_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `HYS` reader - Hysteresis."]
pub struct HYS_R(crate::FieldReader<bool, HYS_A>);
impl HYS_R {
pub(crate) fn new(bits: bool) -> Self {
HYS_R(crate::FieldReader::new(bits))
}
#[doc = r"Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> HYS_A {
match self.bits {
false => HYS_A::DISABLE,
true => HYS_A::ENABLE,
}
}
#[doc = "Checks if the value of the field is `DISABLE`"]
#[inline(always)]
pub fn is_disable(&self) -> bool {
**self == HYS_A::DISABLE
}
#[doc = "Checks if the value of the field is `ENABLE`"]
#[inline(always)]
pub fn is_enable(&self) -> bool {
**self == HYS_A::ENABLE
}
}
impl core::ops::Deref for HYS_R {
type Target = crate::FieldReader<bool, HYS_A>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `HYS` writer - Hysteresis."]
pub struct HYS_W<'a> {
w: &'a mut W,
}
impl<'a> HYS_W<'a> {
#[doc = r"Writes `variant` to the field"]
#[inline(always)]
pub fn variant(self, variant: HYS_A) -> &'a mut W {
self.bit(variant.into())
}
#[doc = "Disable"]
#[inline(always)]
pub fn disable(self) -> &'a mut W {
self.variant(HYS_A::DISABLE)
}
#[doc = "Enable"]
#[inline(always)]
pub fn enable(self) -> &'a mut W {
self.variant(HYS_A::ENABLE)
}
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 5)) | ((value as u32 & 0x01) << 5);
self.w
}
}
#[doc = "Invert input\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum INV_A {
#[doc = "0: Input not inverted (HIGH on pin reads as 1; LOW on pin reads as 0)."]
NOT_INVERTED = 0,
#[doc = "1: Input inverted (HIGH on pin reads as 0, LOW on pin reads as 1)."]
INVERTED = 1,
}
impl From<INV_A> for bool {
#[inline(always)]
fn from(variant: INV_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `INV` reader - Invert input"]
pub struct INV_R(crate::FieldReader<bool, INV_A>);
impl INV_R {
pub(crate) fn new(bits: bool) -> Self {
INV_R(crate::FieldReader::new(bits))
}
#[doc = r"Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> INV_A {
match self.bits {
false => INV_A::NOT_INVERTED,
true => INV_A::INVERTED,
}
}
#[doc = "Checks if the value of the field is `NOT_INVERTED`"]
#[inline(always)]
pub fn is_not_inverted(&self) -> bool {
**self == INV_A::NOT_INVERTED
}
#[doc = "Checks if the value of the field is `INVERTED`"]
#[inline(always)]
pub fn is_inverted(&self) -> bool {
**self == INV_A::INVERTED
}
}
impl core::ops::Deref for INV_R {
type Target = crate::FieldReader<bool, INV_A>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `INV` writer - Invert input"]
pub struct INV_W<'a> {
w: &'a mut W,
}
impl<'a> INV_W<'a> {
#[doc = r"Writes `variant` to the field"]
#[inline(always)]
pub fn variant(self, variant: INV_A) -> &'a mut W {
self.bit(variant.into())
}
#[doc = "Input not inverted (HIGH on pin reads as 1; LOW on pin reads as 0)."]
#[inline(always)]
pub fn not_inverted(self) -> &'a mut W {
self.variant(INV_A::NOT_INVERTED)
}
#[doc = "Input inverted (HIGH on pin reads as 0, LOW on pin reads as 1)."]
#[inline(always)]
pub fn inverted(self) -> &'a mut W {
self.variant(INV_A::INVERTED)
}
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 6)) | ((value as u32 & 0x01) << 6);
self.w
}
}
#[doc = "Open-drain mode.\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum OD_A {
#[doc = "0: Disable."]
DISABLE = 0,
#[doc = "1: Open-drain mode enabled. Remark: This is not a true open-drain mode."]
ENABLED = 1,
}
impl From<OD_A> for bool {
#[inline(always)]
fn from(variant: OD_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `OD` reader - Open-drain mode."]
pub struct OD_R(crate::FieldReader<bool, OD_A>);
impl OD_R {
pub(crate) fn new(bits: bool) -> Self {
OD_R(crate::FieldReader::new(bits))
}
#[doc = r"Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> OD_A {
match self.bits {
false => OD_A::DISABLE,
true => OD_A::ENABLED,
}
}
#[doc = "Checks if the value of the field is `DISABLE`"]
#[inline(always)]
pub fn is_disable(&self) -> bool {
**self == OD_A::DISABLE
}
#[doc = "Checks if the value of the field is `ENABLED`"]
#[inline(always)]
pub fn is_enabled(&self) -> bool {
**self == OD_A::ENABLED
}
}
impl core::ops::Deref for OD_R {
type Target = crate::FieldReader<bool, OD_A>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `OD` writer - Open-drain mode."]
pub struct OD_W<'a> {
w: &'a mut W,
}
impl<'a> OD_W<'a> {
#[doc = r"Writes `variant` to the field"]
#[inline(always)]
pub fn variant(self, variant: OD_A) -> &'a mut W {
self.bit(variant.into())
}
#[doc = "Disable."]
#[inline(always)]
pub fn disable(self) -> &'a mut W {
self.variant(OD_A::DISABLE)
}
#[doc = "Open-drain mode enabled. Remark: This is not a true open-drain mode."]
#[inline(always)]
pub fn enabled(self) -> &'a mut W {
self.variant(OD_A::ENABLED)
}
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 10)) | ((value as u32 & 0x01) << 10);
self.w
}
}
#[doc = "Digital filter sample mode.\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u8)]
pub enum S_MODE_A {
#[doc = "0: Bypass input filter."]
S_MODE_0 = 0,
#[doc = "1: 1 clock cycle. Input pulses shorter than one filter clock are rejected."]
S_MODE_1 = 1,
#[doc = "2: 2 clock cycles. Input pulses shorter than two filter clocks are rejected."]
S_MODE_2 = 2,
#[doc = "3: 3 clock cycles. Input pulses shorter than three filter clocks are rejected."]
S_MODE_3 = 3,
}
impl From<S_MODE_A> for u8 {
#[inline(always)]
fn from(variant: S_MODE_A) -> Self {
variant as _
}
}
#[doc = "Field `S_MODE` reader - Digital filter sample mode."]
pub struct S_MODE_R(crate::FieldReader<u8, S_MODE_A>);
impl S_MODE_R {
pub(crate) fn new(bits: u8) -> Self {
S_MODE_R(crate::FieldReader::new(bits))
}
#[doc = r"Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> S_MODE_A {
match self.bits {
0 => S_MODE_A::S_MODE_0,
1 => S_MODE_A::S_MODE_1,
2 => S_MODE_A::S_MODE_2,
3 => S_MODE_A::S_MODE_3,
_ => unreachable!(),
}
}
#[doc = "Checks if the value of the field is `S_MODE_0`"]
#[inline(always)]
pub fn is_s_mode_0(&self) -> bool {
**self == S_MODE_A::S_MODE_0
}
#[doc = "Checks if the value of the field is `S_MODE_1`"]
#[inline(always)]
pub fn is_s_mode_1(&self) -> bool {
**self == S_MODE_A::S_MODE_1
}
#[doc = "Checks if the value of the field is `S_MODE_2`"]
#[inline(always)]
pub fn is_s_mode_2(&self) -> bool {
**self == S_MODE_A::S_MODE_2
}
#[doc = "Checks if the value of the field is `S_MODE_3`"]
#[inline(always)]
pub fn is_s_mode_3(&self) -> bool {
**self == S_MODE_A::S_MODE_3
}
}
impl core::ops::Deref for S_MODE_R {
type Target = crate::FieldReader<u8, S_MODE_A>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `S_MODE` writer - Digital filter sample mode."]
pub struct S_MODE_W<'a> {
w: &'a mut W,
}
impl<'a> S_MODE_W<'a> {
#[doc = r"Writes `variant` to the field"]
#[inline(always)]
pub fn variant(self, variant: S_MODE_A) -> &'a mut W {
self.bits(variant.into())
}
#[doc = "Bypass input filter."]
#[inline(always)]
pub fn s_mode_0(self) -> &'a mut W {
self.variant(S_MODE_A::S_MODE_0)
}
#[doc = "1 clock cycle. Input pulses shorter than one filter clock are rejected."]
#[inline(always)]
pub fn s_mode_1(self) -> &'a mut W {
self.variant(S_MODE_A::S_MODE_1)
}
#[doc = "2 clock cycles. Input pulses shorter than two filter clocks are rejected."]
#[inline(always)]
pub fn s_mode_2(self) -> &'a mut W {
self.variant(S_MODE_A::S_MODE_2)
}
#[doc = "3 clock cycles. Input pulses shorter than three filter clocks are rejected."]
#[inline(always)]
pub fn s_mode_3(self) -> &'a mut W {
self.variant(S_MODE_A::S_MODE_3)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bits(self, value: u8) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x03 << 11)) | ((value as u32 & 0x03) << 11);
self.w
}
}
#[doc = "Select peripheral clock divider for input filter sampling clock. Value 0x7 is reserved.\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u8)]
pub enum CLK_DIV_A {
#[doc = "0: IOCONCLKDIV0"]
CLK_DIV_0 = 0,
#[doc = "1: IOCONCLKDIV1"]
CLK_DIV_1 = 1,
#[doc = "2: IOCONCLKDIV2"]
CLK_DIV_2 = 2,
#[doc = "3: IOCONCLKDIV3"]
CLK_DIV_3 = 3,
#[doc = "4: IOCONCLKDIV4"]
CLK_DIV_4 = 4,
#[doc = "5: IOCONCLKDIV5"]
CLK_DIV_5 = 5,
#[doc = "6: IOCONCLKDIV6"]
CLK_DIV_6 = 6,
}
impl From<CLK_DIV_A> for u8 {
#[inline(always)]
fn from(variant: CLK_DIV_A) -> Self {
variant as _
}
}
#[doc = "Field `CLK_DIV` reader - Select peripheral clock divider for input filter sampling clock. Value 0x7 is reserved."]
pub struct CLK_DIV_R(crate::FieldReader<u8, CLK_DIV_A>);
impl CLK_DIV_R {
pub(crate) fn new(bits: u8) -> Self {
CLK_DIV_R(crate::FieldReader::new(bits))
}
#[doc = r"Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> Option<CLK_DIV_A> {
match self.bits {
0 => Some(CLK_DIV_A::CLK_DIV_0),
1 => Some(CLK_DIV_A::CLK_DIV_1),
2 => Some(CLK_DIV_A::CLK_DIV_2),
3 => Some(CLK_DIV_A::CLK_DIV_3),
4 => Some(CLK_DIV_A::CLK_DIV_4),
5 => Some(CLK_DIV_A::CLK_DIV_5),
6 => Some(CLK_DIV_A::CLK_DIV_6),
_ => None,
}
}
#[doc = "Checks if the value of the field is `CLK_DIV_0`"]
#[inline(always)]
pub fn is_clk_div_0(&self) -> bool {
**self == CLK_DIV_A::CLK_DIV_0
}
#[doc = "Checks if the value of the field is `CLK_DIV_1`"]
#[inline(always)]
pub fn is_clk_div_1(&self) -> bool {
**self == CLK_DIV_A::CLK_DIV_1
}
#[doc = "Checks if the value of the field is `CLK_DIV_2`"]
#[inline(always)]
pub fn is_clk_div_2(&self) -> bool {
**self == CLK_DIV_A::CLK_DIV_2
}
#[doc = "Checks if the value of the field is `CLK_DIV_3`"]
#[inline(always)]
pub fn is_clk_div_3(&self) -> bool {
**self == CLK_DIV_A::CLK_DIV_3
}
#[doc = "Checks if the value of the field is `CLK_DIV_4`"]
#[inline(always)]
pub fn is_clk_div_4(&self) -> bool {
**self == CLK_DIV_A::CLK_DIV_4
}
#[doc = "Checks if the value of the field is `CLK_DIV_5`"]
#[inline(always)]
pub fn is_clk_div_5(&self) -> bool {
**self == CLK_DIV_A::CLK_DIV_5
}
#[doc = "Checks if the value of the field is `CLK_DIV_6`"]
#[inline(always)]
pub fn is_clk_div_6(&self) -> bool {
**self == CLK_DIV_A::CLK_DIV_6
}
}
impl core::ops::Deref for CLK_DIV_R {
type Target = crate::FieldReader<u8, CLK_DIV_A>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `CLK_DIV` writer - Select peripheral clock divider for input filter sampling clock. Value 0x7 is reserved."]
pub struct CLK_DIV_W<'a> {
w: &'a mut W,
}
impl<'a> CLK_DIV_W<'a> {
#[doc = r"Writes `variant` to the field"]
#[inline(always)]
pub fn variant(self, variant: CLK_DIV_A) -> &'a mut W {
unsafe { self.bits(variant.into()) }
}
#[doc = "IOCONCLKDIV0"]
#[inline(always)]
pub fn clk_div_0(self) -> &'a mut W {
self.variant(CLK_DIV_A::CLK_DIV_0)
}
#[doc = "IOCONCLKDIV1"]
#[inline(always)]
pub fn clk_div_1(self) -> &'a mut W {
self.variant(CLK_DIV_A::CLK_DIV_1)
}
#[doc = "IOCONCLKDIV2"]
#[inline(always)]
pub fn clk_div_2(self) -> &'a mut W {
self.variant(CLK_DIV_A::CLK_DIV_2)
}
#[doc = "IOCONCLKDIV3"]
#[inline(always)]
pub fn clk_div_3(self) -> &'a mut W {
self.variant(CLK_DIV_A::CLK_DIV_3)
}
#[doc = "IOCONCLKDIV4"]
#[inline(always)]
pub fn clk_div_4(self) -> &'a mut W {
self.variant(CLK_DIV_A::CLK_DIV_4)
}
#[doc = "IOCONCLKDIV5"]
#[inline(always)]
pub fn clk_div_5(self) -> &'a mut W {
self.variant(CLK_DIV_A::CLK_DIV_5)
}
#[doc = "IOCONCLKDIV6"]
#[inline(always)]
pub fn clk_div_6(self) -> &'a mut W {
self.variant(CLK_DIV_A::CLK_DIV_6)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub unsafe fn bits(self, value: u8) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x07 << 13)) | ((value as u32 & 0x07) << 13);
self.w
}
}
impl R {
#[doc = "Bits 3:4 - Selects function mode (on-chip pull-up/pull-down resistor control)."]
#[inline(always)]
pub fn mode(&self) -> MODE_R {
MODE_R::new(((self.bits >> 3) & 0x03) as u8)
}
#[doc = "Bit 5 - Hysteresis."]
#[inline(always)]
pub fn hys(&self) -> HYS_R {
HYS_R::new(((self.bits >> 5) & 0x01) != 0)
}
#[doc = "Bit 6 - Invert input"]
#[inline(always)]
pub fn inv(&self) -> INV_R {
INV_R::new(((self.bits >> 6) & 0x01) != 0)
}
#[doc = "Bit 10 - Open-drain mode."]
#[inline(always)]
pub fn od(&self) -> OD_R {
OD_R::new(((self.bits >> 10) & 0x01) != 0)
}
#[doc = "Bits 11:12 - Digital filter sample mode."]
#[inline(always)]
pub fn s_mode(&self) -> S_MODE_R {
S_MODE_R::new(((self.bits >> 11) & 0x03) as u8)
}
#[doc = "Bits 13:15 - Select peripheral clock divider for input filter sampling clock. Value 0x7 is reserved."]
#[inline(always)]
pub fn clk_div(&self) -> CLK_DIV_R {
CLK_DIV_R::new(((self.bits >> 13) & 0x07) as u8)
}
}
impl W {
#[doc = "Bits 3:4 - Selects function mode (on-chip pull-up/pull-down resistor control)."]
#[inline(always)]
pub fn mode(&mut self) -> MODE_W {
MODE_W { w: self }
}
#[doc = "Bit 5 - Hysteresis."]
#[inline(always)]
pub fn hys(&mut self) -> HYS_W {
HYS_W { w: self }
}
#[doc = "Bit 6 - Invert input"]
#[inline(always)]
pub fn inv(&mut self) -> INV_W {
INV_W { w: self }
}
#[doc = "Bit 10 - Open-drain mode."]
#[inline(always)]
pub fn od(&mut self) -> OD_W {
OD_W { w: self }
}
#[doc = "Bits 11:12 - Digital filter sample mode."]
#[inline(always)]
pub fn s_mode(&mut self) -> S_MODE_W {
S_MODE_W { w: self }
}
#[doc = "Bits 13:15 - Select peripheral clock divider for input filter sampling clock. Value 0x7 is reserved."]
#[inline(always)]
pub fn clk_div(&mut self) -> CLK_DIV_W {
CLK_DIV_W { w: self }
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "Digital I/O control for pins PIO0_22\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [pio0_22](index.html) module"]
pub struct PIO0_22_SPEC;
impl crate::RegisterSpec for PIO0_22_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [pio0_22::R](R) reader structure"]
impl crate::Readable for PIO0_22_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [pio0_22::W](W) writer structure"]
impl crate::Writable for PIO0_22_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets PIO0_22 to value 0xb0"]
impl crate::Resettable for PIO0_22_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0xb0
}
}