1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526
#[doc = "Reader of register CTL"] pub type R = crate::R<u32, super::CTL>; #[doc = "Writer for register CTL"] pub type W = crate::W<u32, super::CTL>; #[doc = "Register CTL `reset()`'s with value 0"] impl crate::ResetValue for super::CTL { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Break Enable.\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum TXBRKEN_A { #[doc = "0: Normal operation."] NORMAL = 0, #[doc = "1: Continuous break. Continuous break is sent immediately when this bit is set, and remains until this bit is cleared. A break may be sent without danger of corrupting any currently transmitting character if the transmitter is first disabled (TXDIS in CTL is set) and then waiting for the transmitter to be disabled (TXDISINT in STAT = 1) before writing 1 to TXBRKEN."] CONTINOUS = 1, } impl From<TXBRKEN_A> for bool { #[inline(always)] fn from(variant: TXBRKEN_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `TXBRKEN`"] pub type TXBRKEN_R = crate::R<bool, TXBRKEN_A>; impl TXBRKEN_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> TXBRKEN_A { match self.bits { false => TXBRKEN_A::NORMAL, true => TXBRKEN_A::CONTINOUS, } } #[doc = "Checks if the value of the field is `NORMAL`"] #[inline(always)] pub fn is_normal(&self) -> bool { *self == TXBRKEN_A::NORMAL } #[doc = "Checks if the value of the field is `CONTINOUS`"] #[inline(always)] pub fn is_continous(&self) -> bool { *self == TXBRKEN_A::CONTINOUS } } #[doc = "Write proxy for field `TXBRKEN`"] pub struct TXBRKEN_W<'a> { w: &'a mut W, } impl<'a> TXBRKEN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: TXBRKEN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Normal operation."] #[inline(always)] pub fn normal(self) -> &'a mut W { self.variant(TXBRKEN_A::NORMAL) } #[doc = "Continuous break. Continuous break is sent immediately when this bit is set, and remains until this bit is cleared. A break may be sent without danger of corrupting any currently transmitting character if the transmitter is first disabled (TXDIS in CTL is set) and then waiting for the transmitter to be disabled (TXDISINT in STAT = 1) before writing 1 to TXBRKEN."] #[inline(always)] pub fn continous(self) -> &'a mut W { self.variant(TXBRKEN_A::CONTINOUS) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Enable address detect mode.\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum ADDRDET_A { #[doc = "0: Disabled. The USART presents all incoming data."] DISABLED = 0, #[doc = "1: Enabled. The USART receiver ignores incoming data that does not have the most significant bit of the data (typically the 9th bit) = 1. When the data MSB bit = 1, the receiver treats the incoming data normally, generating a received data interrupt. Software can then check the data to see if this is an address that should be handled. If it is, the ADDRDET bit is cleared by software and further incoming data is handled normally."] ENABLED = 1, } impl From<ADDRDET_A> for bool { #[inline(always)] fn from(variant: ADDRDET_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `ADDRDET`"] pub type ADDRDET_R = crate::R<bool, ADDRDET_A>; impl ADDRDET_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> ADDRDET_A { match self.bits { false => ADDRDET_A::DISABLED, true => ADDRDET_A::ENABLED, } } #[doc = "Checks if the value of the field is `DISABLED`"] #[inline(always)] pub fn is_disabled(&self) -> bool { *self == ADDRDET_A::DISABLED } #[doc = "Checks if the value of the field is `ENABLED`"] #[inline(always)] pub fn is_enabled(&self) -> bool { *self == ADDRDET_A::ENABLED } } #[doc = "Write proxy for field `ADDRDET`"] pub struct ADDRDET_W<'a> { w: &'a mut W, } impl<'a> ADDRDET_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: ADDRDET_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Disabled. The USART presents all incoming data."] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(ADDRDET_A::DISABLED) } #[doc = "Enabled. The USART receiver ignores incoming data that does not have the most significant bit of the data (typically the 9th bit) = 1. When the data MSB bit = 1, the receiver treats the incoming data normally, generating a received data interrupt. Software can then check the data to see if this is an address that should be handled. If it is, the ADDRDET bit is cleared by software and further incoming data is handled normally."] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(ADDRDET_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "Transmit Disable.\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum TXDIS_A { #[doc = "0: Not disabled. USART transmitter is not disabled."] ENABLED = 0, #[doc = "1: Disabled. USART transmitter is disabled after any character currently being transmitted is complete. This feature can be used to facilitate software flow control."] DISABLED = 1, } impl From<TXDIS_A> for bool { #[inline(always)] fn from(variant: TXDIS_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `TXDIS`"] pub type TXDIS_R = crate::R<bool, TXDIS_A>; impl TXDIS_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> TXDIS_A { match self.bits { false => TXDIS_A::ENABLED, true => TXDIS_A::DISABLED, } } #[doc = "Checks if the value of the field is `ENABLED`"] #[inline(always)] pub fn is_enabled(&self) -> bool { *self == TXDIS_A::ENABLED } #[doc = "Checks if the value of the field is `DISABLED`"] #[inline(always)] pub fn is_disabled(&self) -> bool { *self == TXDIS_A::DISABLED } } #[doc = "Write proxy for field `TXDIS`"] pub struct TXDIS_W<'a> { w: &'a mut W, } impl<'a> TXDIS_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: TXDIS_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Not disabled. USART transmitter is not disabled."] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(TXDIS_A::ENABLED) } #[doc = "Disabled. USART transmitter is disabled after any character currently being transmitted is complete. This feature can be used to facilitate software flow control."] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(TXDIS_A::DISABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 6)) | (((value as u32) & 0x01) << 6); self.w } } #[doc = "Continuous Clock generation. By default, SCLK is only output while data is being transmitted in synchronous mode.\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum CC_A { #[doc = "0: Clock on character. In synchronous mode, SCLK cycles only when characters are being sent on Un_TXD or to complete a character that is being received."] CLOCK_ON_CHARACTER = 0, #[doc = "1: Continuous clock. SCLK runs continuously in synchronous mode, allowing characters to be received on Un_RxD independently from transmission on Un_TXD)."] CONTINOUS_CLOCK = 1, } impl From<CC_A> for bool { #[inline(always)] fn from(variant: CC_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `CC`"] pub type CC_R = crate::R<bool, CC_A>; impl CC_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> CC_A { match self.bits { false => CC_A::CLOCK_ON_CHARACTER, true => CC_A::CONTINOUS_CLOCK, } } #[doc = "Checks if the value of the field is `CLOCK_ON_CHARACTER`"] #[inline(always)] pub fn is_clock_on_character(&self) -> bool { *self == CC_A::CLOCK_ON_CHARACTER } #[doc = "Checks if the value of the field is `CONTINOUS_CLOCK`"] #[inline(always)] pub fn is_continous_clock(&self) -> bool { *self == CC_A::CONTINOUS_CLOCK } } #[doc = "Write proxy for field `CC`"] pub struct CC_W<'a> { w: &'a mut W, } impl<'a> CC_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: CC_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Clock on character. In synchronous mode, SCLK cycles only when characters are being sent on Un_TXD or to complete a character that is being received."] #[inline(always)] pub fn clock_on_character(self) -> &'a mut W { self.variant(CC_A::CLOCK_ON_CHARACTER) } #[doc = "Continuous clock. SCLK runs continuously in synchronous mode, allowing characters to be received on Un_RxD independently from transmission on Un_TXD)."] #[inline(always)] pub fn continous_clock(self) -> &'a mut W { self.variant(CC_A::CONTINOUS_CLOCK) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8); self.w } } #[doc = "Clear Continuous Clock.\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum CLRCCONRX_A { #[doc = "0: No effect. No effect on the CC bit."] NO_EFFECT = 0, #[doc = "1: Auto-clear. The CC bit is automatically cleared when a complete character has been received. This bit is cleared at the same time."] AUTO_CLEAR = 1, } impl From<CLRCCONRX_A> for bool { #[inline(always)] fn from(variant: CLRCCONRX_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `CLRCCONRX`"] pub type CLRCCONRX_R = crate::R<bool, CLRCCONRX_A>; impl CLRCCONRX_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> CLRCCONRX_A { match self.bits { false => CLRCCONRX_A::NO_EFFECT, true => CLRCCONRX_A::AUTO_CLEAR, } } #[doc = "Checks if the value of the field is `NO_EFFECT`"] #[inline(always)] pub fn is_no_effect(&self) -> bool { *self == CLRCCONRX_A::NO_EFFECT } #[doc = "Checks if the value of the field is `AUTO_CLEAR`"] #[inline(always)] pub fn is_auto_clear(&self) -> bool { *self == CLRCCONRX_A::AUTO_CLEAR } } #[doc = "Write proxy for field `CLRCCONRX`"] pub struct CLRCCONRX_W<'a> { w: &'a mut W, } impl<'a> CLRCCONRX_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: CLRCCONRX_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "No effect. No effect on the CC bit."] #[inline(always)] pub fn no_effect(self) -> &'a mut W { self.variant(CLRCCONRX_A::NO_EFFECT) } #[doc = "Auto-clear. The CC bit is automatically cleared when a complete character has been received. This bit is cleared at the same time."] #[inline(always)] pub fn auto_clear(self) -> &'a mut W { self.variant(CLRCCONRX_A::AUTO_CLEAR) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 9)) | (((value as u32) & 0x01) << 9); self.w } } #[doc = "Autobaud enable.\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum AUTOBAUD_A { #[doc = "0: Disabled. USART is in normal operating mode."] DISABLED = 0, #[doc = "1: Enabled. USART is in autobaud mode. This bit should only be set when the USART receiver is idle. The first start bit of RX is measured and used the update the BRG register to match the received data rate. AUTOBAUD is cleared once this process is complete, or if there is an AERR."] ENABLED = 1, } impl From<AUTOBAUD_A> for bool { #[inline(always)] fn from(variant: AUTOBAUD_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `AUTOBAUD`"] pub type AUTOBAUD_R = crate::R<bool, AUTOBAUD_A>; impl AUTOBAUD_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> AUTOBAUD_A { match self.bits { false => AUTOBAUD_A::DISABLED, true => AUTOBAUD_A::ENABLED, } } #[doc = "Checks if the value of the field is `DISABLED`"] #[inline(always)] pub fn is_disabled(&self) -> bool { *self == AUTOBAUD_A::DISABLED } #[doc = "Checks if the value of the field is `ENABLED`"] #[inline(always)] pub fn is_enabled(&self) -> bool { *self == AUTOBAUD_A::ENABLED } } #[doc = "Write proxy for field `AUTOBAUD`"] pub struct AUTOBAUD_W<'a> { w: &'a mut W, } impl<'a> AUTOBAUD_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: AUTOBAUD_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Disabled. USART is in normal operating mode."] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(AUTOBAUD_A::DISABLED) } #[doc = "Enabled. USART is in autobaud mode. This bit should only be set when the USART receiver is idle. The first start bit of RX is measured and used the update the BRG register to match the received data rate. AUTOBAUD is cleared once this process is complete, or if there is an AERR."] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(AUTOBAUD_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 16)) | (((value as u32) & 0x01) << 16); self.w } } impl R { #[doc = "Bit 1 - Break Enable."] #[inline(always)] pub fn txbrken(&self) -> TXBRKEN_R { TXBRKEN_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 2 - Enable address detect mode."] #[inline(always)] pub fn addrdet(&self) -> ADDRDET_R { ADDRDET_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 6 - Transmit Disable."] #[inline(always)] pub fn txdis(&self) -> TXDIS_R { TXDIS_R::new(((self.bits >> 6) & 0x01) != 0) } #[doc = "Bit 8 - Continuous Clock generation. By default, SCLK is only output while data is being transmitted in synchronous mode."] #[inline(always)] pub fn cc(&self) -> CC_R { CC_R::new(((self.bits >> 8) & 0x01) != 0) } #[doc = "Bit 9 - Clear Continuous Clock."] #[inline(always)] pub fn clrcconrx(&self) -> CLRCCONRX_R { CLRCCONRX_R::new(((self.bits >> 9) & 0x01) != 0) } #[doc = "Bit 16 - Autobaud enable."] #[inline(always)] pub fn autobaud(&self) -> AUTOBAUD_R { AUTOBAUD_R::new(((self.bits >> 16) & 0x01) != 0) } } impl W { #[doc = "Bit 1 - Break Enable."] #[inline(always)] pub fn txbrken(&mut self) -> TXBRKEN_W { TXBRKEN_W { w: self } } #[doc = "Bit 2 - Enable address detect mode."] #[inline(always)] pub fn addrdet(&mut self) -> ADDRDET_W { ADDRDET_W { w: self } } #[doc = "Bit 6 - Transmit Disable."] #[inline(always)] pub fn txdis(&mut self) -> TXDIS_W { TXDIS_W { w: self } } #[doc = "Bit 8 - Continuous Clock generation. By default, SCLK is only output while data is being transmitted in synchronous mode."] #[inline(always)] pub fn cc(&mut self) -> CC_W { CC_W { w: self } } #[doc = "Bit 9 - Clear Continuous Clock."] #[inline(always)] pub fn clrcconrx(&mut self) -> CLRCCONRX_W { CLRCCONRX_W { w: self } } #[doc = "Bit 16 - Autobaud enable."] #[inline(always)] pub fn autobaud(&mut self) -> AUTOBAUD_W { AUTOBAUD_W { w: self } } }