1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290
#[doc = "Reader of register PLL0SSCG1"] pub type R = crate::R<u32, super::PLL0SSCG1>; #[doc = "Writer for register PLL0SSCG1"] pub type W = crate::W<u32, super::PLL0SSCG1>; #[doc = "Register PLL0SSCG1 `reset()`'s with value 0"] impl crate::ResetValue for super::PLL0SSCG1 { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `MD_MBS`"] pub type MD_MBS_R = crate::R<bool, bool>; #[doc = "Write proxy for field `MD_MBS`"] pub struct MD_MBS_W<'a> { w: &'a mut W, } impl<'a> MD_MBS_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `MD_REQ`"] pub type MD_REQ_R = crate::R<bool, bool>; #[doc = "Write proxy for field `MD_REQ`"] pub struct MD_REQ_W<'a> { w: &'a mut W, } impl<'a> MD_REQ_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Reader of field `MF`"] pub type MF_R = crate::R<u8, u8>; #[doc = "Write proxy for field `MF`"] pub struct MF_W<'a> { w: &'a mut W, } impl<'a> MF_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x07 << 2)) | (((value as u32) & 0x07) << 2); self.w } } #[doc = "Reader of field `MR`"] pub type MR_R = crate::R<u8, u8>; #[doc = "Write proxy for field `MR`"] pub struct MR_W<'a> { w: &'a mut W, } impl<'a> MR_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x07 << 5)) | (((value as u32) & 0x07) << 5); self.w } } #[doc = "Reader of field `MC`"] pub type MC_R = crate::R<u8, u8>; #[doc = "Write proxy for field `MC`"] pub struct MC_W<'a> { w: &'a mut W, } impl<'a> MC_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 8)) | (((value as u32) & 0x03) << 8); self.w } } #[doc = "Reader of field `MDIV_EXT`"] pub type MDIV_EXT_R = crate::R<u16, u16>; #[doc = "Write proxy for field `MDIV_EXT`"] pub struct MDIV_EXT_W<'a> { w: &'a mut W, } impl<'a> MDIV_EXT_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u16) -> &'a mut W { self.w.bits = (self.w.bits & !(0xffff << 10)) | (((value as u32) & 0xffff) << 10); self.w } } #[doc = "Reader of field `MREQ`"] pub type MREQ_R = crate::R<bool, bool>; #[doc = "Write proxy for field `MREQ`"] pub struct MREQ_W<'a> { w: &'a mut W, } impl<'a> MREQ_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 26)) | (((value as u32) & 0x01) << 26); self.w } } #[doc = "Reader of field `DITHER`"] pub type DITHER_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DITHER`"] pub struct DITHER_W<'a> { w: &'a mut W, } impl<'a> DITHER_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 27)) | (((value as u32) & 0x01) << 27); self.w } } #[doc = "Reader of field `SEL_EXT`"] pub type SEL_EXT_R = crate::R<bool, bool>; #[doc = "Write proxy for field `SEL_EXT`"] pub struct SEL_EXT_W<'a> { w: &'a mut W, } impl<'a> SEL_EXT_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 28)) | (((value as u32) & 0x01) << 28); self.w } } impl R { #[doc = "Bit 0 - input word of the wrapper bit 32."] #[inline(always)] pub fn md_mbs(&self) -> MD_MBS_R { MD_MBS_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 1 - md change request."] #[inline(always)] pub fn md_req(&self) -> MD_REQ_R { MD_REQ_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bits 2:4 - programmable modulation frequency fm = Fref/Nss mf\\[2:0\\] = 000 => Nss=512 (fm ~ 3."] #[inline(always)] pub fn mf(&self) -> MF_R { MF_R::new(((self.bits >> 2) & 0x07) as u8) } #[doc = "Bits 5:7 - programmable frequency modulation depth Dfmodpk-pk = Fref*kss/Fcco = kss/(2*md\\[32:25\\]dec) mr\\[2:0\\] = 000 => kss = 0 (no spread spectrum) mr\\[2:0\\] = 001 => kss ~ 1 mr\\[2:0\\] = 010 => kss ~ 1."] #[inline(always)] pub fn mr(&self) -> MR_R { MR_R::new(((self.bits >> 5) & 0x07) as u8) } #[doc = "Bits 8:9 - modulation waveform control Compensation for low pass filtering of the PLL to get a triangular modulation at the output of the PLL, giving a flat frequency spectrum."] #[inline(always)] pub fn mc(&self) -> MC_R { MC_R::new(((self.bits >> 8) & 0x03) as u8) } #[doc = "Bits 10:25 - to select an external mdiv value."] #[inline(always)] pub fn mdiv_ext(&self) -> MDIV_EXT_R { MDIV_EXT_R::new(((self.bits >> 10) & 0xffff) as u16) } #[doc = "Bit 26 - to select an external mreq value."] #[inline(always)] pub fn mreq(&self) -> MREQ_R { MREQ_R::new(((self.bits >> 26) & 0x01) != 0) } #[doc = "Bit 27 - dithering between two modulation frequencies in a random way or in a pseudo random way (white noise), in order to decrease the probability that the modulated waveform will occur with the same phase on a particular point on the screen."] #[inline(always)] pub fn dither(&self) -> DITHER_R { DITHER_R::new(((self.bits >> 27) & 0x01) != 0) } #[doc = "Bit 28 - to select mdiv_ext and mreq_ext sel_ext = 0: mdiv ~ md\\[32:0\\], mreq = 1 sel_ext = 1 : mdiv = mdiv_ext, mreq = mreq_ext."] #[inline(always)] pub fn sel_ext(&self) -> SEL_EXT_R { SEL_EXT_R::new(((self.bits >> 28) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - input word of the wrapper bit 32."] #[inline(always)] pub fn md_mbs(&mut self) -> MD_MBS_W { MD_MBS_W { w: self } } #[doc = "Bit 1 - md change request."] #[inline(always)] pub fn md_req(&mut self) -> MD_REQ_W { MD_REQ_W { w: self } } #[doc = "Bits 2:4 - programmable modulation frequency fm = Fref/Nss mf\\[2:0\\] = 000 => Nss=512 (fm ~ 3."] #[inline(always)] pub fn mf(&mut self) -> MF_W { MF_W { w: self } } #[doc = "Bits 5:7 - programmable frequency modulation depth Dfmodpk-pk = Fref*kss/Fcco = kss/(2*md\\[32:25\\]dec) mr\\[2:0\\] = 000 => kss = 0 (no spread spectrum) mr\\[2:0\\] = 001 => kss ~ 1 mr\\[2:0\\] = 010 => kss ~ 1."] #[inline(always)] pub fn mr(&mut self) -> MR_W { MR_W { w: self } } #[doc = "Bits 8:9 - modulation waveform control Compensation for low pass filtering of the PLL to get a triangular modulation at the output of the PLL, giving a flat frequency spectrum."] #[inline(always)] pub fn mc(&mut self) -> MC_W { MC_W { w: self } } #[doc = "Bits 10:25 - to select an external mdiv value."] #[inline(always)] pub fn mdiv_ext(&mut self) -> MDIV_EXT_W { MDIV_EXT_W { w: self } } #[doc = "Bit 26 - to select an external mreq value."] #[inline(always)] pub fn mreq(&mut self) -> MREQ_W { MREQ_W { w: self } } #[doc = "Bit 27 - dithering between two modulation frequencies in a random way or in a pseudo random way (white noise), in order to decrease the probability that the modulated waveform will occur with the same phase on a particular point on the screen."] #[inline(always)] pub fn dither(&mut self) -> DITHER_W { DITHER_W { w: self } } #[doc = "Bit 28 - to select mdiv_ext and mreq_ext sel_ext = 0: mdiv ~ md\\[32:0\\], mreq = 1 sel_ext = 1 : mdiv = mdiv_ext, mreq = mreq_ext."] #[inline(always)] pub fn sel_ext(&mut self) -> SEL_EXT_W { SEL_EXT_W { w: self } } }