1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
#[doc = "Reader of register SET0"] pub type R = crate::R<u32, super::SET0>; #[doc = "Writer for register SET0"] pub type W = crate::W<u32, super::SET0>; #[doc = "Register SET0 `reset()`'s with value 0"] impl crate::ResetValue for super::SET0 { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `SETP`"] pub type SETP_R = crate::R<u32, u32>; #[doc = "Write proxy for field `SETP`"] pub struct SETP_W<'a> { w: &'a mut W, } impl<'a> SETP_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u32) -> &'a mut W { self.w.bits = (self.w.bits & !0xffff_ffff) | ((value as u32) & 0xffff_ffff); self.w } } impl R { #[doc = "Bits 0:31 - Read or set output bits (bit 0 = PIOn_0, bit 1 = PIOn_1, etc.). Supported pins depends on the specific device and package. 0 = Read: output bit: write: no operation. 1 = Read: output bit; write: set output bit."] #[inline(always)] pub fn setp(&self) -> SETP_R { SETP_R::new((self.bits & 0xffff_ffff) as u32) } } impl W { #[doc = "Bits 0:31 - Read or set output bits (bit 0 = PIOn_0, bit 1 = PIOn_1, etc.). Supported pins depends on the specific device and package. 0 = Read: output bit: write: no operation. 1 = Read: output bit; write: set output bit."] #[inline(always)] pub fn setp(&mut self) -> SETP_W { SETP_W { w: self } } }