1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276
#[doc = "Reader of register DMA1_ITRIG_INMUX[%s]"] pub type R = crate::R<u32, super::DMA1_ITRIG_INMUX>; #[doc = "Writer for register DMA1_ITRIG_INMUX[%s]"] pub type W = crate::W<u32, super::DMA1_ITRIG_INMUX>; #[doc = "Register DMA1_ITRIG_INMUX[%s] `reset()`'s with value 0x0f"] impl crate::ResetValue for super::DMA1_ITRIG_INMUX { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0x0f } } #[doc = "Trigger input number (decimal value) for DMA channel n (n = 0 to 9).\n\nValue on reset: 15"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum INP_A { #[doc = "0: Pin interrupt 0"] VAL0 = 0, #[doc = "1: Pin interrupt 1"] VAL1 = 1, #[doc = "2: Pin interrupt 2"] VAL2 = 2, #[doc = "3: Pin interrupt 3"] VAL3 = 3, #[doc = "4: Timer CTIMER0 Match 0"] VAL4 = 4, #[doc = "5: Timer CTIMER0 Match 1"] VAL5 = 5, #[doc = "6: Timer CTIMER2 Match 0"] VAL6 = 6, #[doc = "7: Timer CTIMER4 Match 0"] VAL7 = 7, #[doc = "8: DMA1 output trigger mux 0"] VAL8 = 8, #[doc = "9: DMA1 output trigger mux 1"] VAL9 = 9, #[doc = "10: DMA1 output trigger mux 2"] VAL10 = 10, #[doc = "11: DMA1 output trigger mux 3"] VAL11 = 11, #[doc = "12: SCT0 DMA request 0"] VAL12 = 12, #[doc = "13: SCT0 DMA request 1"] VAL13 = 13, #[doc = "14: HASH DMA RX trigger"] VAL14 = 14, #[doc = "15: None"] VAL15 = 15, } impl From<INP_A> for u8 { #[inline(always)] fn from(variant: INP_A) -> Self { variant as _ } } #[doc = "Reader of field `INP`"] pub type INP_R = crate::R<u8, INP_A>; impl INP_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> INP_A { match self.bits { 0 => INP_A::VAL0, 1 => INP_A::VAL1, 2 => INP_A::VAL2, 3 => INP_A::VAL3, 4 => INP_A::VAL4, 5 => INP_A::VAL5, 6 => INP_A::VAL6, 7 => INP_A::VAL7, 8 => INP_A::VAL8, 9 => INP_A::VAL9, 10 => INP_A::VAL10, 11 => INP_A::VAL11, 12 => INP_A::VAL12, 13 => INP_A::VAL13, 14 => INP_A::VAL14, 15 => INP_A::VAL15, _ => unreachable!(), } } #[doc = "Checks if the value of the field is `VAL0`"] #[inline(always)] pub fn is_val0(&self) -> bool { *self == INP_A::VAL0 } #[doc = "Checks if the value of the field is `VAL1`"] #[inline(always)] pub fn is_val1(&self) -> bool { *self == INP_A::VAL1 } #[doc = "Checks if the value of the field is `VAL2`"] #[inline(always)] pub fn is_val2(&self) -> bool { *self == INP_A::VAL2 } #[doc = "Checks if the value of the field is `VAL3`"] #[inline(always)] pub fn is_val3(&self) -> bool { *self == INP_A::VAL3 } #[doc = "Checks if the value of the field is `VAL4`"] #[inline(always)] pub fn is_val4(&self) -> bool { *self == INP_A::VAL4 } #[doc = "Checks if the value of the field is `VAL5`"] #[inline(always)] pub fn is_val5(&self) -> bool { *self == INP_A::VAL5 } #[doc = "Checks if the value of the field is `VAL6`"] #[inline(always)] pub fn is_val6(&self) -> bool { *self == INP_A::VAL6 } #[doc = "Checks if the value of the field is `VAL7`"] #[inline(always)] pub fn is_val7(&self) -> bool { *self == INP_A::VAL7 } #[doc = "Checks if the value of the field is `VAL8`"] #[inline(always)] pub fn is_val8(&self) -> bool { *self == INP_A::VAL8 } #[doc = "Checks if the value of the field is `VAL9`"] #[inline(always)] pub fn is_val9(&self) -> bool { *self == INP_A::VAL9 } #[doc = "Checks if the value of the field is `VAL10`"] #[inline(always)] pub fn is_val10(&self) -> bool { *self == INP_A::VAL10 } #[doc = "Checks if the value of the field is `VAL11`"] #[inline(always)] pub fn is_val11(&self) -> bool { *self == INP_A::VAL11 } #[doc = "Checks if the value of the field is `VAL12`"] #[inline(always)] pub fn is_val12(&self) -> bool { *self == INP_A::VAL12 } #[doc = "Checks if the value of the field is `VAL13`"] #[inline(always)] pub fn is_val13(&self) -> bool { *self == INP_A::VAL13 } #[doc = "Checks if the value of the field is `VAL14`"] #[inline(always)] pub fn is_val14(&self) -> bool { *self == INP_A::VAL14 } #[doc = "Checks if the value of the field is `VAL15`"] #[inline(always)] pub fn is_val15(&self) -> bool { *self == INP_A::VAL15 } } #[doc = "Write proxy for field `INP`"] pub struct INP_W<'a> { w: &'a mut W, } impl<'a> INP_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: INP_A) -> &'a mut W { { self.bits(variant.into()) } } #[doc = "Pin interrupt 0"] #[inline(always)] pub fn val0(self) -> &'a mut W { self.variant(INP_A::VAL0) } #[doc = "Pin interrupt 1"] #[inline(always)] pub fn val1(self) -> &'a mut W { self.variant(INP_A::VAL1) } #[doc = "Pin interrupt 2"] #[inline(always)] pub fn val2(self) -> &'a mut W { self.variant(INP_A::VAL2) } #[doc = "Pin interrupt 3"] #[inline(always)] pub fn val3(self) -> &'a mut W { self.variant(INP_A::VAL3) } #[doc = "Timer CTIMER0 Match 0"] #[inline(always)] pub fn val4(self) -> &'a mut W { self.variant(INP_A::VAL4) } #[doc = "Timer CTIMER0 Match 1"] #[inline(always)] pub fn val5(self) -> &'a mut W { self.variant(INP_A::VAL5) } #[doc = "Timer CTIMER2 Match 0"] #[inline(always)] pub fn val6(self) -> &'a mut W { self.variant(INP_A::VAL6) } #[doc = "Timer CTIMER4 Match 0"] #[inline(always)] pub fn val7(self) -> &'a mut W { self.variant(INP_A::VAL7) } #[doc = "DMA1 output trigger mux 0"] #[inline(always)] pub fn val8(self) -> &'a mut W { self.variant(INP_A::VAL8) } #[doc = "DMA1 output trigger mux 1"] #[inline(always)] pub fn val9(self) -> &'a mut W { self.variant(INP_A::VAL9) } #[doc = "DMA1 output trigger mux 2"] #[inline(always)] pub fn val10(self) -> &'a mut W { self.variant(INP_A::VAL10) } #[doc = "DMA1 output trigger mux 3"] #[inline(always)] pub fn val11(self) -> &'a mut W { self.variant(INP_A::VAL11) } #[doc = "SCT0 DMA request 0"] #[inline(always)] pub fn val12(self) -> &'a mut W { self.variant(INP_A::VAL12) } #[doc = "SCT0 DMA request 1"] #[inline(always)] pub fn val13(self) -> &'a mut W { self.variant(INP_A::VAL13) } #[doc = "HASH DMA RX trigger"] #[inline(always)] pub fn val14(self) -> &'a mut W { self.variant(INP_A::VAL14) } #[doc = "None"] #[inline(always)] pub fn val15(self) -> &'a mut W { self.variant(INP_A::VAL15) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x0f) | ((value as u32) & 0x0f); self.w } } impl R { #[doc = "Bits 0:3 - Trigger input number (decimal value) for DMA channel n (n = 0 to 9)."] #[inline(always)] pub fn inp(&self) -> INP_R { INP_R::new((self.bits & 0x0f) as u8) } } impl W { #[doc = "Bits 0:3 - Trigger input number (decimal value) for DMA channel n (n = 0 to 9)."] #[inline(always)] pub fn inp(&mut self) -> INP_W { INP_W { w: self } } }