1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108
#[doc = "Reader of register CPU0STCKCAL"] pub type R = crate::R<u32, super::CPU0STCKCAL>; #[doc = "Writer for register CPU0STCKCAL"] pub type W = crate::W<u32, super::CPU0STCKCAL>; #[doc = "Register CPU0STCKCAL `reset()`'s with value 0"] impl crate::ResetValue for super::CPU0STCKCAL { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `TENMS`"] pub type TENMS_R = crate::R<u32, u32>; #[doc = "Write proxy for field `TENMS`"] pub struct TENMS_W<'a> { w: &'a mut W, } impl<'a> TENMS_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u32) -> &'a mut W { self.w.bits = (self.w.bits & !0x00ff_ffff) | ((value as u32) & 0x00ff_ffff); self.w } } #[doc = "Reader of field `SKEW`"] pub type SKEW_R = crate::R<bool, bool>; #[doc = "Write proxy for field `SKEW`"] pub struct SKEW_W<'a> { w: &'a mut W, } impl<'a> SKEW_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 24)) | (((value as u32) & 0x01) << 24); self.w } } #[doc = "Reader of field `NOREF`"] pub type NOREF_R = crate::R<bool, bool>; #[doc = "Write proxy for field `NOREF`"] pub struct NOREF_W<'a> { w: &'a mut W, } impl<'a> NOREF_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 25)) | (((value as u32) & 0x01) << 25); self.w } } impl R { #[doc = "Bits 0:23 - Reload value for 10ms (100Hz) timing, subject to system clock skew errors. If the value reads as zero, the calibration value is not known."] #[inline(always)] pub fn tenms(&self) -> TENMS_R { TENMS_R::new((self.bits & 0x00ff_ffff) as u32) } #[doc = "Bit 24 - Initial value for the Systick timer."] #[inline(always)] pub fn skew(&self) -> SKEW_R { SKEW_R::new(((self.bits >> 24) & 0x01) != 0) } #[doc = "Bit 25 - Indicates whether the device provides a reference clock to the processor: 0 = reference clock provided; 1 = no reference clock provided."] #[inline(always)] pub fn noref(&self) -> NOREF_R { NOREF_R::new(((self.bits >> 25) & 0x01) != 0) } } impl W { #[doc = "Bits 0:23 - Reload value for 10ms (100Hz) timing, subject to system clock skew errors. If the value reads as zero, the calibration value is not known."] #[inline(always)] pub fn tenms(&mut self) -> TENMS_W { TENMS_W { w: self } } #[doc = "Bit 24 - Initial value for the Systick timer."] #[inline(always)] pub fn skew(&mut self) -> SKEW_W { SKEW_W { w: self } } #[doc = "Bit 25 - Indicates whether the device provides a reference clock to the processor: 0 = reference clock provided; 1 = no reference clock provided."] #[inline(always)] pub fn noref(&mut self) -> NOREF_W { NOREF_W { w: self } } }