1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
#[doc = "Register `DEBUG_FEATURES_DP` reader"]
pub struct R(crate::R<DEBUG_FEATURES_DP_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<DEBUG_FEATURES_DP_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<DEBUG_FEATURES_DP_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<DEBUG_FEATURES_DP_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `DEBUG_FEATURES_DP` writer"]
pub struct W(crate::W<DEBUG_FEATURES_DP_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<DEBUG_FEATURES_DP_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<DEBUG_FEATURES_DP_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<DEBUG_FEATURES_DP_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "CPU0 (CPU0) Invasive debug control:.\n\nValue on reset: 1"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u8)]
pub enum CPU0_DBGEN_A {
    #[doc = "1: Any other value than b10: invasive debug is disable."]
    DISABLE = 1,
    #[doc = "2: 10: Invasive debug is enabled."]
    ENABLE = 2,
}
impl From<CPU0_DBGEN_A> for u8 {
    #[inline(always)]
    fn from(variant: CPU0_DBGEN_A) -> Self {
        variant as _
    }
}
#[doc = "Field `CPU0_DBGEN` reader - CPU0 (CPU0) Invasive debug control:."]
pub struct CPU0_DBGEN_R(crate::FieldReader<u8, CPU0_DBGEN_A>);
impl CPU0_DBGEN_R {
    #[inline(always)]
    pub(crate) fn new(bits: u8) -> Self {
        CPU0_DBGEN_R(crate::FieldReader::new(bits))
    }
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> Option<CPU0_DBGEN_A> {
        match self.bits {
            1 => Some(CPU0_DBGEN_A::DISABLE),
            2 => Some(CPU0_DBGEN_A::ENABLE),
            _ => None,
        }
    }
    #[doc = "Checks if the value of the field is `DISABLE`"]
    #[inline(always)]
    pub fn is_disable(&self) -> bool {
        **self == CPU0_DBGEN_A::DISABLE
    }
    #[doc = "Checks if the value of the field is `ENABLE`"]
    #[inline(always)]
    pub fn is_enable(&self) -> bool {
        **self == CPU0_DBGEN_A::ENABLE
    }
}
impl core::ops::Deref for CPU0_DBGEN_R {
    type Target = crate::FieldReader<u8, CPU0_DBGEN_A>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `CPU0_DBGEN` writer - CPU0 (CPU0) Invasive debug control:."]
pub struct CPU0_DBGEN_W<'a> {
    w: &'a mut W,
}
impl<'a> CPU0_DBGEN_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: CPU0_DBGEN_A) -> &'a mut W {
        unsafe { self.bits(variant.into()) }
    }
    #[doc = "Any other value than b10: invasive debug is disable."]
    #[inline(always)]
    pub fn disable(self) -> &'a mut W {
        self.variant(CPU0_DBGEN_A::DISABLE)
    }
    #[doc = "10: Invasive debug is enabled."]
    #[inline(always)]
    pub fn enable(self) -> &'a mut W {
        self.variant(CPU0_DBGEN_A::ENABLE)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !0x03) | (value as u32 & 0x03);
        self.w
    }
}
#[doc = "CPU0 Non Invasive debug control:.\n\nValue on reset: 1"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u8)]
pub enum CPU0_NIDEN_A {
    #[doc = "1: Any other value than b10: invasive debug is disable."]
    DISABLE = 1,
    #[doc = "2: 10: Invasive debug is enabled."]
    ENABLE = 2,
}
impl From<CPU0_NIDEN_A> for u8 {
    #[inline(always)]
    fn from(variant: CPU0_NIDEN_A) -> Self {
        variant as _
    }
}
#[doc = "Field `CPU0_NIDEN` reader - CPU0 Non Invasive debug control:."]
pub struct CPU0_NIDEN_R(crate::FieldReader<u8, CPU0_NIDEN_A>);
impl CPU0_NIDEN_R {
    #[inline(always)]
    pub(crate) fn new(bits: u8) -> Self {
        CPU0_NIDEN_R(crate::FieldReader::new(bits))
    }
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> Option<CPU0_NIDEN_A> {
        match self.bits {
            1 => Some(CPU0_NIDEN_A::DISABLE),
            2 => Some(CPU0_NIDEN_A::ENABLE),
            _ => None,
        }
    }
    #[doc = "Checks if the value of the field is `DISABLE`"]
    #[inline(always)]
    pub fn is_disable(&self) -> bool {
        **self == CPU0_NIDEN_A::DISABLE
    }
    #[doc = "Checks if the value of the field is `ENABLE`"]
    #[inline(always)]
    pub fn is_enable(&self) -> bool {
        **self == CPU0_NIDEN_A::ENABLE
    }
}
impl core::ops::Deref for CPU0_NIDEN_R {
    type Target = crate::FieldReader<u8, CPU0_NIDEN_A>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `CPU0_NIDEN` writer - CPU0 Non Invasive debug control:."]
pub struct CPU0_NIDEN_W<'a> {
    w: &'a mut W,
}
impl<'a> CPU0_NIDEN_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: CPU0_NIDEN_A) -> &'a mut W {
        unsafe { self.bits(variant.into()) }
    }
    #[doc = "Any other value than b10: invasive debug is disable."]
    #[inline(always)]
    pub fn disable(self) -> &'a mut W {
        self.variant(CPU0_NIDEN_A::DISABLE)
    }
    #[doc = "10: Invasive debug is enabled."]
    #[inline(always)]
    pub fn enable(self) -> &'a mut W {
        self.variant(CPU0_NIDEN_A::ENABLE)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 2)) | ((value as u32 & 0x03) << 2);
        self.w
    }
}
#[doc = "CPU0 Secure Invasive debug control:.\n\nValue on reset: 1"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u8)]
pub enum CPU0_SPIDEN_A {
    #[doc = "1: Any other value than b10: invasive debug is disable."]
    DISABLE = 1,
    #[doc = "2: 10: Invasive debug is enabled."]
    ENABLE = 2,
}
impl From<CPU0_SPIDEN_A> for u8 {
    #[inline(always)]
    fn from(variant: CPU0_SPIDEN_A) -> Self {
        variant as _
    }
}
#[doc = "Field `CPU0_SPIDEN` reader - CPU0 Secure Invasive debug control:."]
pub struct CPU0_SPIDEN_R(crate::FieldReader<u8, CPU0_SPIDEN_A>);
impl CPU0_SPIDEN_R {
    #[inline(always)]
    pub(crate) fn new(bits: u8) -> Self {
        CPU0_SPIDEN_R(crate::FieldReader::new(bits))
    }
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> Option<CPU0_SPIDEN_A> {
        match self.bits {
            1 => Some(CPU0_SPIDEN_A::DISABLE),
            2 => Some(CPU0_SPIDEN_A::ENABLE),
            _ => None,
        }
    }
    #[doc = "Checks if the value of the field is `DISABLE`"]
    #[inline(always)]
    pub fn is_disable(&self) -> bool {
        **self == CPU0_SPIDEN_A::DISABLE
    }
    #[doc = "Checks if the value of the field is `ENABLE`"]
    #[inline(always)]
    pub fn is_enable(&self) -> bool {
        **self == CPU0_SPIDEN_A::ENABLE
    }
}
impl core::ops::Deref for CPU0_SPIDEN_R {
    type Target = crate::FieldReader<u8, CPU0_SPIDEN_A>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `CPU0_SPIDEN` writer - CPU0 Secure Invasive debug control:."]
pub struct CPU0_SPIDEN_W<'a> {
    w: &'a mut W,
}
impl<'a> CPU0_SPIDEN_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: CPU0_SPIDEN_A) -> &'a mut W {
        unsafe { self.bits(variant.into()) }
    }
    #[doc = "Any other value than b10: invasive debug is disable."]
    #[inline(always)]
    pub fn disable(self) -> &'a mut W {
        self.variant(CPU0_SPIDEN_A::DISABLE)
    }
    #[doc = "10: Invasive debug is enabled."]
    #[inline(always)]
    pub fn enable(self) -> &'a mut W {
        self.variant(CPU0_SPIDEN_A::ENABLE)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 4)) | ((value as u32 & 0x03) << 4);
        self.w
    }
}
#[doc = "CPU0 Secure Non Invasive debug control:.\n\nValue on reset: 1"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u8)]
pub enum CPU0_SPNIDEN_A {
    #[doc = "1: Any other value than b10: invasive debug is disable."]
    DISABLE = 1,
    #[doc = "2: 10: Invasive debug is enabled."]
    ENABLE = 2,
}
impl From<CPU0_SPNIDEN_A> for u8 {
    #[inline(always)]
    fn from(variant: CPU0_SPNIDEN_A) -> Self {
        variant as _
    }
}
#[doc = "Field `CPU0_SPNIDEN` reader - CPU0 Secure Non Invasive debug control:."]
pub struct CPU0_SPNIDEN_R(crate::FieldReader<u8, CPU0_SPNIDEN_A>);
impl CPU0_SPNIDEN_R {
    #[inline(always)]
    pub(crate) fn new(bits: u8) -> Self {
        CPU0_SPNIDEN_R(crate::FieldReader::new(bits))
    }
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> Option<CPU0_SPNIDEN_A> {
        match self.bits {
            1 => Some(CPU0_SPNIDEN_A::DISABLE),
            2 => Some(CPU0_SPNIDEN_A::ENABLE),
            _ => None,
        }
    }
    #[doc = "Checks if the value of the field is `DISABLE`"]
    #[inline(always)]
    pub fn is_disable(&self) -> bool {
        **self == CPU0_SPNIDEN_A::DISABLE
    }
    #[doc = "Checks if the value of the field is `ENABLE`"]
    #[inline(always)]
    pub fn is_enable(&self) -> bool {
        **self == CPU0_SPNIDEN_A::ENABLE
    }
}
impl core::ops::Deref for CPU0_SPNIDEN_R {
    type Target = crate::FieldReader<u8, CPU0_SPNIDEN_A>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `CPU0_SPNIDEN` writer - CPU0 Secure Non Invasive debug control:."]
pub struct CPU0_SPNIDEN_W<'a> {
    w: &'a mut W,
}
impl<'a> CPU0_SPNIDEN_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: CPU0_SPNIDEN_A) -> &'a mut W {
        unsafe { self.bits(variant.into()) }
    }
    #[doc = "Any other value than b10: invasive debug is disable."]
    #[inline(always)]
    pub fn disable(self) -> &'a mut W {
        self.variant(CPU0_SPNIDEN_A::DISABLE)
    }
    #[doc = "10: Invasive debug is enabled."]
    #[inline(always)]
    pub fn enable(self) -> &'a mut W {
        self.variant(CPU0_SPNIDEN_A::ENABLE)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 6)) | ((value as u32 & 0x03) << 6);
        self.w
    }
}
#[doc = "CPU1 Invasive debug control:.\n\nValue on reset: 1"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u8)]
pub enum CPU1_DBGEN_A {
    #[doc = "1: Any other value than b10: invasive debug is disable."]
    DISABLE = 1,
    #[doc = "2: 10: Invasive debug is enabled."]
    ENABLE = 2,
}
impl From<CPU1_DBGEN_A> for u8 {
    #[inline(always)]
    fn from(variant: CPU1_DBGEN_A) -> Self {
        variant as _
    }
}
#[doc = "Field `CPU1_DBGEN` reader - CPU1 Invasive debug control:."]
pub struct CPU1_DBGEN_R(crate::FieldReader<u8, CPU1_DBGEN_A>);
impl CPU1_DBGEN_R {
    #[inline(always)]
    pub(crate) fn new(bits: u8) -> Self {
        CPU1_DBGEN_R(crate::FieldReader::new(bits))
    }
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> Option<CPU1_DBGEN_A> {
        match self.bits {
            1 => Some(CPU1_DBGEN_A::DISABLE),
            2 => Some(CPU1_DBGEN_A::ENABLE),
            _ => None,
        }
    }
    #[doc = "Checks if the value of the field is `DISABLE`"]
    #[inline(always)]
    pub fn is_disable(&self) -> bool {
        **self == CPU1_DBGEN_A::DISABLE
    }
    #[doc = "Checks if the value of the field is `ENABLE`"]
    #[inline(always)]
    pub fn is_enable(&self) -> bool {
        **self == CPU1_DBGEN_A::ENABLE
    }
}
impl core::ops::Deref for CPU1_DBGEN_R {
    type Target = crate::FieldReader<u8, CPU1_DBGEN_A>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `CPU1_DBGEN` writer - CPU1 Invasive debug control:."]
pub struct CPU1_DBGEN_W<'a> {
    w: &'a mut W,
}
impl<'a> CPU1_DBGEN_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: CPU1_DBGEN_A) -> &'a mut W {
        unsafe { self.bits(variant.into()) }
    }
    #[doc = "Any other value than b10: invasive debug is disable."]
    #[inline(always)]
    pub fn disable(self) -> &'a mut W {
        self.variant(CPU1_DBGEN_A::DISABLE)
    }
    #[doc = "10: Invasive debug is enabled."]
    #[inline(always)]
    pub fn enable(self) -> &'a mut W {
        self.variant(CPU1_DBGEN_A::ENABLE)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 8)) | ((value as u32 & 0x03) << 8);
        self.w
    }
}
#[doc = "CPU1 Non Invasive debug control:.\n\nValue on reset: 1"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u8)]
pub enum CPU1_NIDEN_A {
    #[doc = "1: Any other value than b10: invasive debug is disable."]
    DISABLE = 1,
    #[doc = "2: 10: Invasive debug is enabled."]
    ENABLE = 2,
}
impl From<CPU1_NIDEN_A> for u8 {
    #[inline(always)]
    fn from(variant: CPU1_NIDEN_A) -> Self {
        variant as _
    }
}
#[doc = "Field `CPU1_NIDEN` reader - CPU1 Non Invasive debug control:."]
pub struct CPU1_NIDEN_R(crate::FieldReader<u8, CPU1_NIDEN_A>);
impl CPU1_NIDEN_R {
    #[inline(always)]
    pub(crate) fn new(bits: u8) -> Self {
        CPU1_NIDEN_R(crate::FieldReader::new(bits))
    }
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> Option<CPU1_NIDEN_A> {
        match self.bits {
            1 => Some(CPU1_NIDEN_A::DISABLE),
            2 => Some(CPU1_NIDEN_A::ENABLE),
            _ => None,
        }
    }
    #[doc = "Checks if the value of the field is `DISABLE`"]
    #[inline(always)]
    pub fn is_disable(&self) -> bool {
        **self == CPU1_NIDEN_A::DISABLE
    }
    #[doc = "Checks if the value of the field is `ENABLE`"]
    #[inline(always)]
    pub fn is_enable(&self) -> bool {
        **self == CPU1_NIDEN_A::ENABLE
    }
}
impl core::ops::Deref for CPU1_NIDEN_R {
    type Target = crate::FieldReader<u8, CPU1_NIDEN_A>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `CPU1_NIDEN` writer - CPU1 Non Invasive debug control:."]
pub struct CPU1_NIDEN_W<'a> {
    w: &'a mut W,
}
impl<'a> CPU1_NIDEN_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: CPU1_NIDEN_A) -> &'a mut W {
        unsafe { self.bits(variant.into()) }
    }
    #[doc = "Any other value than b10: invasive debug is disable."]
    #[inline(always)]
    pub fn disable(self) -> &'a mut W {
        self.variant(CPU1_NIDEN_A::DISABLE)
    }
    #[doc = "10: Invasive debug is enabled."]
    #[inline(always)]
    pub fn enable(self) -> &'a mut W {
        self.variant(CPU1_NIDEN_A::ENABLE)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 10)) | ((value as u32 & 0x03) << 10);
        self.w
    }
}
impl R {
    #[doc = "Bits 0:1 - CPU0 (CPU0) Invasive debug control:."]
    #[inline(always)]
    pub fn cpu0_dbgen(&self) -> CPU0_DBGEN_R {
        CPU0_DBGEN_R::new((self.bits & 0x03) as u8)
    }
    #[doc = "Bits 2:3 - CPU0 Non Invasive debug control:."]
    #[inline(always)]
    pub fn cpu0_niden(&self) -> CPU0_NIDEN_R {
        CPU0_NIDEN_R::new(((self.bits >> 2) & 0x03) as u8)
    }
    #[doc = "Bits 4:5 - CPU0 Secure Invasive debug control:."]
    #[inline(always)]
    pub fn cpu0_spiden(&self) -> CPU0_SPIDEN_R {
        CPU0_SPIDEN_R::new(((self.bits >> 4) & 0x03) as u8)
    }
    #[doc = "Bits 6:7 - CPU0 Secure Non Invasive debug control:."]
    #[inline(always)]
    pub fn cpu0_spniden(&self) -> CPU0_SPNIDEN_R {
        CPU0_SPNIDEN_R::new(((self.bits >> 6) & 0x03) as u8)
    }
    #[doc = "Bits 8:9 - CPU1 Invasive debug control:."]
    #[inline(always)]
    pub fn cpu1_dbgen(&self) -> CPU1_DBGEN_R {
        CPU1_DBGEN_R::new(((self.bits >> 8) & 0x03) as u8)
    }
    #[doc = "Bits 10:11 - CPU1 Non Invasive debug control:."]
    #[inline(always)]
    pub fn cpu1_niden(&self) -> CPU1_NIDEN_R {
        CPU1_NIDEN_R::new(((self.bits >> 10) & 0x03) as u8)
    }
}
impl W {
    #[doc = "Bits 0:1 - CPU0 (CPU0) Invasive debug control:."]
    #[inline(always)]
    pub fn cpu0_dbgen(&mut self) -> CPU0_DBGEN_W {
        CPU0_DBGEN_W { w: self }
    }
    #[doc = "Bits 2:3 - CPU0 Non Invasive debug control:."]
    #[inline(always)]
    pub fn cpu0_niden(&mut self) -> CPU0_NIDEN_W {
        CPU0_NIDEN_W { w: self }
    }
    #[doc = "Bits 4:5 - CPU0 Secure Invasive debug control:."]
    #[inline(always)]
    pub fn cpu0_spiden(&mut self) -> CPU0_SPIDEN_W {
        CPU0_SPIDEN_W { w: self }
    }
    #[doc = "Bits 6:7 - CPU0 Secure Non Invasive debug control:."]
    #[inline(always)]
    pub fn cpu0_spniden(&mut self) -> CPU0_SPNIDEN_W {
        CPU0_SPNIDEN_W { w: self }
    }
    #[doc = "Bits 8:9 - CPU1 Invasive debug control:."]
    #[inline(always)]
    pub fn cpu1_dbgen(&mut self) -> CPU1_DBGEN_W {
        CPU1_DBGEN_W { w: self }
    }
    #[doc = "Bits 10:11 - CPU1 Non Invasive debug control:."]
    #[inline(always)]
    pub fn cpu1_niden(&mut self) -> CPU1_NIDEN_W {
        CPU1_NIDEN_W { w: self }
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "Cortex M33 (CPU0) and micro Cortex M33 (CPU1) debug features control DUPLICATE register.\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [debug_features_dp](index.html) module"]
pub struct DEBUG_FEATURES_DP_SPEC;
impl crate::RegisterSpec for DEBUG_FEATURES_DP_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [debug_features_dp::R](R) reader structure"]
impl crate::Readable for DEBUG_FEATURES_DP_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [debug_features_dp::W](W) writer structure"]
impl crate::Writable for DEBUG_FEATURES_DP_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets DEBUG_FEATURES_DP to value 0x0555"]
impl crate::Resettable for DEBUG_FEATURES_DP_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0x0555
    }
}