Struct lpc55_pac::usart0::ctl::W [−][src]
pub struct W(_);
Register CTL
writer
Implementations
impl W
[src]
impl W
[src]pub fn txbrken(&mut self) -> TXBRKEN_W<'_>
[src]
Bit 1 - Break Enable.
pub fn addrdet(&mut self) -> ADDRDET_W<'_>
[src]
Bit 2 - Enable address detect mode.
pub fn txdis(&mut self) -> TXDIS_W<'_>
[src]
Bit 6 - Transmit Disable.
pub fn cc(&mut self) -> CC_W<'_>
[src]
Bit 8 - Continuous Clock generation. By default, SCLK is only output while data is being transmitted in synchronous mode.
pub fn clrcconrx(&mut self) -> CLRCCONRX_W<'_>
[src]
Bit 9 - Clear Continuous Clock.
pub fn autobaud(&mut self) -> AUTOBAUD_W<'_>
[src]
Bit 16 - Autobaud enable.
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self
[src]
Writes raw bits to the register.