Enum lpc55_pac::prince::lock::LOCKREG1_A [−][src]
pub enum LOCKREG1_A { DISABLED, ENABLED, }
Lock Region 1 registers.
Value on reset: 0
Variants
0: Disabled. IV_LSB1, IV_MSB1, BASE_ADDR1, and SR_ENABLE1 are writable..
1: Enabled. IV_LSB1, IV_MSB1, BASE_ADDR1, and SR_ENABLE1 are not writable..
Trait Implementations
impl Clone for LOCKREG1_A
[src]
impl Clone for LOCKREG1_A
[src]fn clone(&self) -> LOCKREG1_A
[src]
pub fn clone_from(&mut self, source: &Self)
1.0.0[src]
impl Copy for LOCKREG1_A
[src]
impl Copy for LOCKREG1_A
[src]impl PartialEq<LOCKREG1_A> for LOCKREG1_A
[src]
impl PartialEq<LOCKREG1_A> for LOCKREG1_A
[src]fn eq(&self, other: &LOCKREG1_A) -> bool
[src]
#[must_use]pub fn ne(&self, other: &Rhs) -> bool
1.0.0[src]
#[must_use]
pub fn ne(&self, other: &Rhs) -> boolimpl StructuralPartialEq for LOCKREG1_A
[src]
impl StructuralPartialEq for LOCKREG1_A
[src]