[−][src]Type Definition lpc55_pac::spi0::cfg::R
type R = R<u32, CFG>;
Reader of register CFG
Implementations
impl R
[src]
pub fn enable(&self) -> ENABLE_R
[src]
Bit 0 - SPI enable.
pub fn master(&self) -> MASTER_R
[src]
Bit 2 - Master mode select.
pub fn lsbf(&self) -> LSBF_R
[src]
Bit 3 - LSB First mode enable.
pub fn cpha(&self) -> CPHA_R
[src]
Bit 4 - Clock Phase select.
pub fn cpol(&self) -> CPOL_R
[src]
Bit 5 - Clock Polarity select.
pub fn loop_(&self) -> LOOP_R
[src]
Bit 7 - Loopback mode enable. Loopback mode applies only to Master mode, and connects transmit and receive data connected together to allow simple software testing.
pub fn spol0(&self) -> SPOL0_R
[src]
Bit 8 - SSEL0 Polarity select.
pub fn spol1(&self) -> SPOL1_R
[src]
Bit 9 - SSEL1 Polarity select.
pub fn spol2(&self) -> SPOL2_R
[src]
Bit 10 - SSEL2 Polarity select.
pub fn spol3(&self) -> SPOL3_R
[src]
Bit 11 - SSEL3 Polarity select.