Struct lpc13xx::i2c::SCLL
[−]
[src]
pub struct SCLL { /* fields omitted */ }
SCL Duty Cycle Register Low Half Word. Determines the low time of the I2C clock. I2nSCLL and I2nSCLH together determine the clock frequency generated by an I2C master and certain times used in slave mode.
Methods
impl SCLL
[src]
pub fn modify<F>(&self, f: F) where
F: FnOnce(&R, &'w mut W) -> &'w mut W,
[src]
F: FnOnce(&R, &'w mut W) -> &'w mut W,
Modifies the contents of the register
pub fn read(&self) -> R
[src]
Reads the contents of the register
pub fn write<F>(&self, f: F) where
F: FnOnce(&mut W) -> &mut W,
[src]
F: FnOnce(&mut W) -> &mut W,
Writes to the register
pub fn reset(&self)
[src]
Writes the reset value to the register