1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002
4003
4004
4005
4006
4007
4008
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049
4050
4051
4052
4053
4054
4055
4056
4057
4058
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069
4070
4071
4072
4073
4074
4075
4076
4077
4078
4079
4080
4081
4082
4083
4084
4085
4086
4087
4088
4089
4090
4091
4092
4093
4094
4095
4096
4097
4098
4099
4100
4101
4102
4103
4104
4105
4106
4107
4108
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
4133
4134
4135
4136
4137
4138
4139
4140
4141
4142
4143
4144
4145
4146
4147
4148
4149
4150
4151
4152
4153
4154
4155
4156
4157
4158
4159
4160
4161
4162
4163
4164
4165
4166
4167
4168
4169
4170
4171
4172
4173
4174
4175
4176
4177
4178
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195
4196
4197
4198
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208
4209
4210
4211
4212
4213
4214
4215
4216
4217
4218
4219
4220
4221
4222
4223
4224
4225
4226
4227
4228
4229
4230
4231
4232
4233
4234
4235
4236
4237
4238
4239
4240
4241
4242
4243
4244
4245
4246
4247
4248
4249
4250
4251
4252
4253
4254
4255
4256
4257
4258
4259
4260
4261
4262
4263
4264
4265
4266
4267
4268
4269
4270
4271
4272
4273
4274
4275
4276
4277
4278
4279
4280
4281
4282
4283
4284
4285
4286
4287
4288
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
4319
4320
4321
4322
4323
4324
4325
4326
4327
4328
4329
4330
4331
4332
4333
4334
4335
4336
4337
4338
4339
4340
4341
4342
4343
4344
4345
4346
4347
4348
4349
4350
4351
4352
4353
4354
4355
4356
4357
4358
4359
4360
4361
4362
4363
4364
4365
4366
4367
4368
4369
4370
4371
4372
4373
4374
4375
4376
4377
4378
4379
4380
4381
4382
4383
4384
4385
4386
4387
4388
4389
4390
4391
4392
4393
4394
4395
4396
4397
4398
4399
4400
4401
4402
4403
4404
4405
4406
4407
4408
4409
4410
4411
4412
4413
4414
4415
4416
4417
4418
4419
4420
4421
4422
4423
4424
4425
4426
4427
4428
4429
4430
4431
4432
4433
4434
4435
4436
4437
4438
4439
4440
4441
4442
4443
4444
4445
4446
4447
4448
4449
4450
4451
4452
4453
4454
4455
4456
4457
4458
4459
4460
4461
4462
4463
4464
4465
4466
4467
4468
4469
4470
4471
4472
4473
4474
4475
4476
4477
4478
4479
4480
4481
4482
4483
4484
4485
4486
4487
4488
4489
4490
4491
4492
4493
4494
4495
4496
4497
4498
4499
4500
4501
4502
4503
4504
4505
4506
4507
4508
4509
4510
4511
4512
4513
4514
4515
4516
4517
4518
4519
4520
4521
4522
4523
4524
4525
4526
4527
4528
4529
4530
4531
4532
4533
4534
4535
4536
4537
4538
4539
4540
4541
4542
4543
4544
4545
4546
4547
4548
4549
4550
4551
4552
4553
4554
4555
4556
4557
4558
4559
4560
4561
4562
4563
4564
4565
4566
4567
4568
4569
4570
4571
4572
4573
4574
4575
4576
4577
4578
4579
4580
4581
4582
4583
4584
4585
4586
4587
4588
4589
4590
4591
4592
4593
4594
4595
4596
4597
4598
4599
4600
4601
4602
4603
4604
4605
4606
4607
4608
4609
4610
4611
4612
4613
4614
4615
4616
4617
4618
4619
4620
4621
4622
4623
4624
4625
4626
4627
4628
4629
4630
4631
4632
4633
4634
4635
4636
4637
4638
4639
4640
4641
4642
4643
4644
4645
4646
4647
4648
4649
4650
4651
4652
4653
4654
4655
4656
4657
4658
4659
4660
4661
4662
4663
4664
4665
4666
4667
4668
4669
4670
4671
4672
4673
4674
4675
4676
4677
4678
4679
4680
4681
4682
4683
4684
4685
4686
4687
4688
4689
4690
4691
4692
4693
4694
4695
4696
4697
4698
4699
4700
4701
4702
4703
4704
4705
4706
4707
4708
4709
4710
4711
4712
4713
4714
4715
4716
4717
4718
4719
4720
4721
4722
4723
4724
4725
4726
4727
4728
4729
4730
4731
4732
4733
4734
4735
4736
4737
4738
4739
4740
4741
4742
4743
4744
4745
4746
4747
4748
4749
4750
4751
4752
4753
4754
4755
4756
4757
4758
4759
4760
4761
4762
4763
4764
4765
4766
4767
4768
4769
4770
4771
4772
4773
4774
4775
4776
4777
4778
4779
4780
4781
4782
4783
4784
4785
4786
4787
4788
4789
4790
4791
4792
4793
4794
4795
4796
4797
4798
4799
4800
4801
4802
4803
4804
4805
4806
4807
4808
4809
4810
4811
4812
4813
4814
4815
4816
4817
4818
4819
4820
4821
4822
4823
4824
4825
4826
4827
4828
4829
4830
4831
4832
4833
4834
4835
4836
4837
4838
4839
4840
4841
4842
4843
4844
4845
4846
4847
4848
4849
4850
4851
4852
4853
4854
4855
4856
4857
4858
4859
4860
4861
4862
4863
4864
4865
4866
4867
4868
4869
4870
4871
4872
4873
4874
4875
4876
4877
4878
4879
4880
4881
4882
4883
4884
4885
4886
4887
4888
4889
4890
4891
4892
4893
4894
4895
4896
4897
4898
4899
4900
4901
4902
4903
4904
4905
4906
4907
4908
4909
4910
4911
4912
4913
4914
4915
4916
4917
4918
4919
4920
4921
4922
4923
4924
4925
4926
4927
4928
4929
4930
4931
4932
4933
4934
4935
4936
4937
4938
4939
4940
4941
4942
4943
4944
4945
4946
4947
4948
4949
4950
4951
4952
4953
4954
4955
4956
4957
4958
4959
4960
4961
4962
4963
4964
4965
4966
4967
4968
4969
4970
4971
4972
4973
4974
4975
4976
4977
4978
4979
4980
4981
4982
4983
4984
4985
4986
4987
4988
4989
4990
4991
4992
4993
4994
4995
4996
4997
4998
4999
5000
5001
5002
5003
5004
5005
5006
5007
5008
5009
5010
5011
5012
5013
5014
5015
5016
5017
5018
5019
5020
5021
5022
5023
5024
5025
5026
5027
5028
5029
5030
5031
5032
5033
5034
5035
5036
5037
5038
5039
5040
5041
5042
5043
5044
5045
5046
5047
5048
5049
5050
5051
5052
5053
5054
5055
5056
5057
5058
5059
5060
5061
5062
5063
5064
5065
5066
5067
5068
5069
5070
5071
5072
5073
5074
5075
5076
5077
5078
5079
5080
5081
5082
5083
5084
5085
5086
5087
5088
5089
5090
5091
5092
5093
5094
5095
5096
5097
5098
5099
5100
5101
5102
5103
5104
5105
5106
5107
5108
5109
5110
5111
5112
5113
5114
5115
5116
5117
5118
5119
5120
5121
5122
5123
5124
5125
5126
5127
5128
5129
5130
5131
5132
5133
5134
5135
5136
5137
5138
5139
5140
5141
5142
5143
5144
5145
5146
5147
5148
5149
5150
5151
5152
5153
5154
5155
5156
5157
5158
5159
5160
5161
5162
5163
5164
5165
5166
5167
5168
5169
5170
5171
5172
5173
5174
5175
5176
5177
5178
5179
5180
5181
5182
5183
5184
5185
5186
5187
5188
5189
5190
5191
5192
5193
5194
5195
5196
5197
5198
5199
5200
5201
5202
5203
5204
5205
5206
5207
5208
5209
5210
5211
5212
5213
5214
5215
5216
5217
5218
5219
5220
5221
5222
5223
5224
5225
5226
5227
5228
5229
5230
5231
5232
5233
5234
5235
5236
5237
5238
5239
5240
5241
5242
5243
5244
5245
5246
5247
5248
5249
5250
5251
5252
5253
5254
5255
5256
5257
5258
5259
5260
5261
5262
5263
5264
5265
5266
5267
5268
5269
5270
5271
5272
5273
5274
5275
5276
5277
5278
5279
5280
5281
5282
5283
5284
5285
5286
5287
5288
5289
5290
5291
5292
5293
5294
5295
5296
5297
5298
5299
5300
5301
5302
5303
5304
5305
5306
5307
5308
5309
5310
5311
5312
5313
5314
5315
5316
5317
5318
5319
5320
5321
5322
5323
5324
5325
5326
5327
5328
5329
5330
5331
5332
5333
5334
5335
5336
5337
5338
5339
5340
5341
5342
5343
5344
5345
5346
5347
5348
5349
5350
5351
5352
5353
5354
5355
5356
5357
5358
5359
5360
5361
5362
5363
5364
5365
5366
5367
5368
5369
5370
5371
5372
5373
5374
5375
5376
5377
5378
5379
5380
5381
5382
5383
5384
5385
5386
5387
5388
5389
5390
5391
5392
5393
5394
5395
5396
5397
5398
5399
5400
5401
5402
5403
5404
5405
5406
5407
5408
5409
5410
5411
5412
5413
5414
5415
5416
5417
5418
5419
5420
5421
5422
5423
5424
5425
5426
5427
5428
5429
5430
5431
5432
5433
5434
5435
5436
5437
5438
5439
5440
5441
5442
5443
5444
5445
5446
5447
5448
5449
5450
5451
5452
5453
5454
5455
5456
5457
5458
5459
5460
5461
5462
5463
5464
5465
5466
5467
5468
5469
5470
5471
5472
5473
5474
5475
5476
5477
5478
5479
5480
5481
5482
5483
5484
5485
5486
5487
5488
5489
5490
5491
5492
5493
5494
5495
5496
5497
5498
5499
5500
5501
5502
5503
5504
5505
5506
5507
5508
5509
5510
5511
5512
5513
5514
5515
5516
5517
5518
5519
5520
5521
5522
5523
5524
5525
5526
5527
5528
5529
5530
5531
5532
5533
5534
5535
5536
5537
5538
5539
5540
5541
5542
5543
5544
5545
5546
5547
5548
5549
5550
5551
5552
5553
5554
5555
5556
5557
5558
5559
5560
5561
5562
5563
5564
5565
5566
5567
5568
5569
5570
5571
5572
5573
5574
5575
5576
5577
5578
5579
5580
5581
5582
5583
5584
5585
5586
5587
5588
5589
5590
5591
5592
5593
5594
5595
5596
5597
5598
5599
5600
5601
5602
5603
5604
5605
5606
5607
5608
5609
5610
5611
5612
5613
5614
5615
5616
5617
5618
5619
5620
5621
5622
5623
5624
5625
5626
5627
5628
5629
5630
5631
5632
5633
5634
5635
5636
5637
5638
5639
5640
5641
5642
5643
5644
5645
5646
5647
5648
5649
5650
5651
5652
5653
5654
5655
5656
5657
5658
5659
5660
5661
5662
5663
5664
5665
5666
5667
5668
5669
5670
5671
5672
5673
5674
5675
5676
5677
5678
5679
5680
5681
5682
5683
5684
5685
5686
5687
5688
5689
5690
5691
5692
5693
5694
5695
5696
5697
5698
5699
5700
5701
5702
5703
5704
5705
5706
5707
5708
5709
5710
5711
5712
5713
5714
5715
5716
5717
5718
5719
5720
5721
5722
5723
5724
5725
5726
5727
5728
5729
5730
5731
5732
5733
5734
5735
5736
5737
5738
5739
5740
5741
5742
5743
5744
5745
5746
5747
5748
5749
5750
5751
5752
5753
5754
5755
5756
5757
5758
5759
5760
5761
5762
5763
5764
5765
5766
5767
5768
5769
5770
5771
5772
5773
5774
5775
5776
5777
5778
5779
5780
5781
5782
5783
5784
5785
5786
5787
5788
5789
5790
5791
5792
5793
5794
5795
5796
5797
5798
5799
5800
5801
5802
5803
5804
5805
5806
5807
5808
5809
5810
5811
5812
5813
5814
5815
5816
5817
5818
5819
5820
5821
5822
5823
5824
5825
5826
5827
5828
5829
5830
5831
5832
5833
5834
5835
5836
5837
5838
5839
5840
5841
5842
5843
5844
5845
5846
5847
5848
5849
5850
5851
5852
5853
5854
5855
5856
5857
5858
5859
5860
5861
5862
5863
5864
5865
5866
5867
5868
5869
5870
5871
5872
5873
5874
5875
5876
5877
5878
5879
5880
5881
5882
5883
5884
5885
5886
5887
5888
5889
5890
5891
5892
5893
5894
5895
5896
5897
5898
5899
5900
5901
5902
5903
5904
5905
5906
5907
5908
5909
5910
5911
5912
5913
5914
5915
5916
5917
5918
5919
5920
5921
5922
5923
5924
5925
5926
5927
5928
5929
5930
5931
5932
5933
5934
5935
5936
5937
5938
5939
5940
5941
5942
5943
5944
5945
5946
5947
5948
5949
5950
5951
5952
5953
5954
5955
5956
5957
5958
5959
5960
5961
5962
5963
5964
5965
5966
5967
5968
5969
5970
5971
5972
5973
5974
5975
5976
5977
5978
5979
5980
5981
5982
5983
5984
5985
5986
5987
5988
5989
5990
5991
5992
5993
5994
5995
5996
5997
5998
5999
6000
6001
6002
6003
6004
6005
6006
6007
6008
6009
6010
6011
6012
6013
6014
6015
6016
6017
6018
6019
6020
6021
6022
6023
6024
6025
6026
6027
6028
6029
6030
6031
6032
6033
6034
6035
6036
6037
6038
6039
6040
6041
6042
6043
6044
6045
6046
6047
6048
6049
6050
6051
6052
6053
6054
6055
6056
6057
6058
6059
6060
6061
6062
6063
6064
6065
6066
6067
6068
6069
6070
6071
6072
6073
6074
6075
6076
6077
6078
6079
6080
6081
6082
6083
6084
6085
6086
6087
6088
6089
6090
6091
6092
6093
6094
6095
6096
6097
6098
6099
6100
6101
6102
6103
6104
6105
6106
6107
6108
6109
6110
6111
6112
6113
6114
6115
6116
6117
6118
6119
6120
6121
6122
6123
6124
6125
6126
6127
6128
6129
6130
6131
6132
6133
6134
6135
6136
6137
6138
6139
6140
6141
6142
6143
6144
6145
6146
6147
6148
6149
6150
6151
6152
6153
6154
6155
6156
6157
6158
6159
6160
6161
6162
6163
6164
6165
6166
6167
6168
6169
6170
6171
6172
6173
6174
6175
6176
6177
6178
6179
6180
6181
6182
6183
6184
6185
6186
6187
6188
6189
6190
6191
6192
6193
6194
6195
6196
6197
6198
6199
6200
6201
6202
6203
6204
6205
6206
6207
6208
6209
6210
6211
6212
6213
6214
6215
6216
6217
6218
6219
6220
6221
6222
6223
6224
6225
6226
6227
6228
6229
6230
6231
6232
6233
6234
6235
6236
6237
6238
6239
6240
6241
6242
6243
6244
6245
6246
6247
6248
6249
6250
6251
6252
6253
6254
6255
6256
6257
6258
6259
6260
6261
6262
6263
6264
6265
6266
6267
6268
6269
6270
6271
6272
6273
6274
6275
6276
6277
6278
6279
6280
6281
6282
6283
6284
6285
6286
6287
6288
6289
6290
6291
6292
6293
6294
6295
6296
6297
6298
6299
6300
6301
6302
6303
6304
6305
6306
6307
6308
6309
6310
6311
6312
6313
6314
6315
6316
6317
6318
6319
6320
6321
6322
6323
6324
6325
6326
6327
6328
6329
6330
6331
6332
6333
6334
6335
6336
6337
6338
6339
6340
6341
6342
6343
6344
6345
6346
6347
6348
6349
6350
6351
6352
6353
6354
6355
6356
6357
6358
6359
6360
6361
6362
6363
6364
6365
6366
6367
6368
6369
6370
6371
6372
6373
6374
6375
6376
6377
6378
6379
6380
6381
6382
6383
6384
6385
6386
6387
6388
6389
6390
6391
6392
6393
6394
6395
6396
6397
6398
6399
6400
6401
6402
6403
6404
6405
6406
6407
6408
6409
6410
6411
6412
6413
6414
6415
6416
6417
6418
6419
6420
6421
6422
6423
6424
6425
6426
6427
6428
6429
6430
6431
6432
6433
6434
6435
6436
6437
6438
6439
6440
6441
6442
6443
6444
6445
6446
6447
6448
6449
6450
6451
6452
6453
6454
6455
6456
6457
6458
6459
6460
6461
6462
6463
6464
6465
6466
6467
6468
6469
6470
6471
6472
6473
6474
6475
6476
6477
6478
6479
6480
6481
6482
6483
6484
6485
6486
6487
6488
6489
6490
6491
6492
6493
6494
6495
6496
6497
6498
6499
6500
6501
6502
6503
6504
6505
6506
6507
6508
6509
6510
6511
6512
6513
6514
6515
6516
6517
6518
6519
6520
6521
6522
6523
6524
6525
6526
6527
6528
6529
6530
6531
6532
6533
6534
6535
6536
6537
6538
6539
6540
6541
6542
6543
6544
6545
6546
6547
6548
6549
6550
6551
6552
6553
6554
6555
6556
6557
6558
6559
6560
6561
6562
6563
6564
6565
6566
6567
6568
6569
6570
6571
6572
6573
6574
6575
6576
6577
6578
6579
6580
6581
6582
6583
6584
6585
6586
6587
6588
6589
6590
6591
6592
6593
6594
6595
6596
6597
6598
6599
6600
6601
6602
6603
6604
6605
6606
6607
6608
6609
6610
6611
6612
6613
6614
6615
6616
6617
6618
6619
6620
6621
6622
6623
6624
6625
6626
6627
6628
6629
6630
6631
6632
6633
6634
6635
6636
6637
6638
6639
6640
6641
6642
6643
6644
6645
6646
6647
6648
6649
6650
6651
6652
6653
6654
6655
6656
6657
6658
6659
6660
6661
6662
6663
6664
6665
6666
6667
6668
6669
6670
6671
6672
6673
6674
6675
6676
6677
6678
6679
6680
6681
6682
6683
6684
6685
6686
6687
6688
6689
6690
6691
6692
6693
6694
6695
6696
6697
6698
6699
6700
6701
6702
6703
6704
6705
6706
6707
6708
6709
6710
6711
6712
6713
6714
6715
6716
6717
6718
6719
6720
6721
6722
6723
6724
6725
6726
6727
6728
6729
6730
6731
6732
6733
6734
6735
6736
6737
6738
6739
6740
6741
6742
6743
6744
6745
6746
6747
6748
6749
6750
6751
6752
6753
6754
6755
6756
6757
6758
6759
6760
6761
6762
6763
6764
6765
6766
6767
6768
6769
6770
6771
6772
6773
6774
6775
6776
6777
6778
6779
6780
6781
6782
6783
6784
6785
6786
6787
6788
6789
6790
6791
6792
6793
6794
6795
6796
6797
6798
6799
6800
6801
6802
6803
6804
6805
6806
6807
6808
6809
6810
6811
6812
6813
6814
6815
6816
6817
6818
6819
6820
6821
6822
6823
6824
6825
6826
6827
6828
6829
6830
6831
6832
6833
6834
6835
6836
6837
6838
6839
6840
6841
6842
6843
6844
6845
6846
6847
6848
6849
6850
6851
6852
6853
6854
6855
6856
6857
6858
6859
6860
6861
6862
6863
6864
6865
6866
6867
6868
6869
6870
6871
6872
6873
6874
6875
6876
6877
6878
6879
6880
6881
6882
6883
6884
6885
6886
6887
6888
6889
6890
6891
6892
6893
6894
6895
6896
6897
6898
6899
6900
6901
6902
6903
6904
6905
6906
6907
6908
6909
6910
6911
6912
6913
6914
6915
6916
6917
6918
6919
6920
6921
6922
6923
6924
6925
6926
6927
6928
6929
6930
6931
6932
6933
6934
6935
6936
6937
6938
6939
6940
6941
6942
6943
6944
6945
6946
6947
6948
6949
6950
6951
6952
6953
6954
6955
6956
6957
6958
6959
6960
6961
6962
6963
6964
6965
6966
6967
6968
6969
6970
6971
6972
6973
6974
6975
6976
6977
6978
6979
6980
6981
6982
6983
6984
6985
6986
6987
6988
6989
6990
6991
6992
6993
6994
6995
6996
6997
6998
6999
7000
7001
7002
7003
7004
7005
7006
7007
7008
7009
7010
7011
7012
7013
7014
7015
7016
7017
7018
7019
7020
7021
7022
7023
7024
7025
7026
7027
7028
7029
7030
7031
7032
7033
7034
7035
7036
7037
7038
7039
7040
7041
7042
7043
7044
7045
7046
7047
7048
7049
7050
7051
7052
7053
7054
7055
7056
7057
7058
7059
7060
7061
7062
7063
7064
7065
7066
7067
7068
7069
7070
7071
7072
7073
7074
7075
7076
7077
7078
7079
7080
7081
7082
7083
7084
7085
7086
7087
7088
7089
7090
7091
7092
7093
7094
7095
7096
7097
7098
7099
7100
7101
7102
7103
7104
7105
7106
7107
7108
7109
7110
7111
7112
7113
7114
7115
7116
7117
7118
7119
7120
7121
7122
7123
7124
7125
7126
7127
7128
7129
7130
7131
7132
7133
7134
7135
7136
7137
7138
7139
7140
7141
7142
7143
7144
7145
7146
7147
7148
7149
7150
7151
7152
7153
7154
7155
7156
7157
7158
7159
7160
7161
7162
7163
7164
7165
7166
7167
7168
7169
7170
7171
7172
7173
7174
7175
7176
7177
7178
7179
7180
7181
7182
7183
7184
7185
7186
7187
7188
7189
7190
7191
7192
7193
7194
7195
7196
7197
7198
7199
7200
7201
7202
7203
7204
7205
7206
7207
7208
7209
7210
7211
7212
7213
7214
7215
7216
7217
7218
7219
7220
7221
7222
7223
7224
7225
7226
7227
7228
7229
7230
7231
7232
7233
7234
7235
7236
7237
7238
7239
7240
7241
7242
7243
7244
7245
7246
7247
7248
7249
7250
7251
7252
7253
7254
7255
7256
7257
7258
7259
7260
7261
7262
7263
7264
7265
7266
7267
7268
7269
7270
7271
7272
7273
7274
7275
7276
7277
7278
7279
7280
7281
7282
7283
7284
7285
7286
7287
7288
7289
7290
7291
7292
7293
7294
7295
7296
7297
7298
7299
7300
7301
7302
7303
7304
7305
7306
7307
7308
7309
7310
7311
7312
7313
7314
7315
7316
7317
7318
7319
7320
7321
7322
7323
7324
7325
7326
7327
7328
7329
7330
7331
7332
7333
7334
7335
7336
7337
7338
7339
7340
7341
7342
7343
7344
7345
7346
7347
7348
7349
7350
7351
7352
7353
7354
7355
7356
7357
7358
7359
7360
7361
7362
7363
7364
7365
7366
7367
7368
7369
7370
7371
7372
7373
7374
7375
7376
7377
7378
7379
7380
7381
7382
7383
7384
7385
7386
7387
7388
7389
7390
7391
7392
7393
7394
7395
7396
7397
7398
7399
7400
7401
7402
7403
7404
7405
7406
7407
7408
7409
7410
7411
7412
7413
7414
7415
7416
7417
7418
7419
7420
7421
7422
7423
7424
7425
7426
7427
7428
7429
7430
7431
7432
7433
7434
7435
7436
7437
7438
7439
7440
7441
7442
7443
7444
7445
7446
7447
7448
7449
7450
7451
7452
7453
7454
7455
7456
7457
7458
7459
7460
7461
7462
7463
7464
7465
7466
7467
7468
7469
7470
7471
7472
7473
7474
7475
7476
7477
7478
7479
7480
7481
7482
7483
7484
7485
7486
7487
7488
7489
7490
7491
7492
7493
7494
7495
7496
7497
7498
7499
7500
7501
7502
7503
7504
7505
7506
7507
7508
7509
7510
7511
7512
7513
7514
7515
7516
7517
7518
7519
7520
7521
7522
7523
7524
7525
7526
7527
7528
7529
7530
7531
7532
7533
7534
7535
7536
7537
7538
7539
7540
7541
7542
7543
7544
7545
7546
7547
7548
7549
7550
7551
7552
7553
7554
7555
7556
7557
7558
7559
7560
7561
7562
7563
7564
7565
7566
7567
7568
7569
7570
7571
7572
7573
7574
7575
7576
7577
7578
7579
7580
7581
7582
7583
7584
7585
7586
7587
7588
7589
7590
7591
7592
7593
7594
7595
7596
7597
7598
7599
7600
7601
7602
7603
7604
7605
7606
7607
7608
7609
7610
7611
7612
7613
7614
7615
7616
7617
7618
7619
7620
7621
7622
7623
7624
7625
7626
7627
7628
7629
7630
7631
7632
7633
7634
7635
7636
7637
7638
7639
7640
7641
7642
7643
7644
7645
7646
7647
7648
7649
7650
7651
7652
7653
7654
7655
7656
7657
7658
7659
7660
7661
7662
7663
7664
7665
7666
7667
7668
7669
7670
7671
7672
7673
7674
7675
7676
7677
7678
7679
7680
7681
7682
7683
7684
7685
7686
7687
7688
7689
7690
7691
7692
7693
7694
7695
7696
7697
7698
7699
7700
7701
7702
7703
7704
7705
7706
7707
7708
7709
7710
7711
7712
7713
7714
7715
7716
7717
7718
7719
7720
7721
7722
7723
7724
7725
7726
7727
7728
7729
7730
7731
7732
7733
7734
7735
7736
7737
7738
7739
7740
7741
7742
7743
7744
7745
7746
7747
7748
7749
7750
7751
7752
7753
7754
7755
7756
7757
7758
7759
7760
7761
7762
7763
7764
7765
7766
7767
7768
7769
7770
7771
7772
7773
7774
7775
7776
7777
7778
7779
7780
7781
7782
7783
7784
7785
7786
7787
7788
7789
7790
7791
7792
7793
7794
7795
7796
7797
7798
7799
7800
7801
7802
7803
7804
7805
7806
7807
7808
7809
7810
7811
7812
7813
7814
7815
7816
7817
7818
7819
7820
7821
7822
7823
7824
7825
7826
7827
7828
7829
7830
7831
7832
7833
7834
7835
7836
7837
7838
7839
7840
7841
7842
7843
7844
7845
7846
7847
7848
7849
7850
7851
7852
7853
7854
7855
7856
7857
7858
7859
7860
7861
7862
7863
7864
7865
7866
7867
7868
7869
7870
7871
7872
7873
7874
7875
7876
7877
7878
7879
7880
7881
7882
7883
7884
7885
7886
7887
7888
7889
7890
7891
7892
7893
7894
7895
7896
7897
7898
7899
7900
7901
7902
7903
7904
7905
7906
7907
7908
7909
7910
7911
7912
7913
7914
7915
7916
7917
7918
7919
7920
7921
7922
7923
7924
7925
7926
7927
7928
7929
7930
7931
7932
7933
7934
7935
7936
7937
7938
7939
7940
7941
7942
7943
7944
7945
7946
7947
7948
7949
7950
7951
7952
7953
7954
7955
7956
7957
7958
7959
7960
7961
7962
7963
7964
7965
7966
7967
7968
7969
7970
7971
7972
7973
7974
7975
7976
7977
7978
7979
7980
7981
7982
7983
7984
7985
7986
7987
7988
7989
7990
7991
7992
7993
7994
7995
7996
7997
7998
7999
8000
8001
8002
8003
8004
8005
8006
8007
8008
8009
8010
8011
8012
8013
8014
8015
8016
8017
8018
8019
8020
8021
8022
8023
8024
8025
8026
8027
8028
8029
8030
8031
8032
8033
8034
8035
8036
8037
8038
8039
8040
8041
8042
8043
8044
8045
8046
8047
8048
8049
8050
8051
8052
8053
8054
8055
8056
8057
8058
8059
8060
8061
8062
8063
8064
8065
8066
8067
8068
8069
8070
8071
8072
8073
8074
8075
8076
8077
8078
8079
8080
8081
8082
8083
8084
8085
8086
8087
8088
8089
8090
8091
8092
8093
8094
8095
8096
8097
8098
8099
8100
8101
8102
8103
8104
8105
8106
8107
8108
8109
8110
8111
8112
8113
8114
8115
8116
8117
8118
8119
8120
8121
8122
8123
8124
8125
8126
#![allow(missing_docs)]
#![allow(dead_code)]
use volatile_register::{RO, RW};
pub const WATCHDOG0_LOAD_R: *mut usize = 0x40000000 as *mut usize;
pub const WATCHDOG0_VALUE_R: *mut usize = 0x40000004 as *mut usize;
pub const WATCHDOG0_CTL_R: *mut usize = 0x40000008 as *mut usize;
pub const WATCHDOG0_ICR_R: *mut usize = 0x4000000C as *mut usize;
pub const WATCHDOG0_RIS_R: *mut usize = 0x40000010 as *mut usize;
pub const WATCHDOG0_MIS_R: *mut usize = 0x40000014 as *mut usize;
pub const WATCHDOG0_TEST_R: *mut usize = 0x40000418 as *mut usize;
pub const WATCHDOG0_LOCK_R: *mut usize = 0x40000C00 as *mut usize;
pub const WATCHDOG1_LOAD_R: *mut usize = 0x40001000 as *mut usize;
pub const WATCHDOG1_VALUE_R: *mut usize = 0x40001004 as *mut usize;
pub const WATCHDOG1_CTL_R: *mut usize = 0x40001008 as *mut usize;
pub const WATCHDOG1_ICR_R: *mut usize = 0x4000100C as *mut usize;
pub const WATCHDOG1_RIS_R: *mut usize = 0x40001010 as *mut usize;
pub const WATCHDOG1_MIS_R: *mut usize = 0x40001014 as *mut usize;
pub const WATCHDOG1_TEST_R: *mut usize = 0x40001418 as *mut usize;
pub const WATCHDOG1_LOCK_R: *mut usize = 0x40001C00 as *mut usize;
pub const GPIO_PORTA_DATA_BITS_R: *mut usize = 0x40004000 as *mut usize;
pub const GPIO_PORTA_DATA_R: *mut usize = 0x400043FC as *mut usize;
pub const GPIO_PORTA_DIR_R: *mut usize = 0x40004400 as *mut usize;
pub const GPIO_PORTA_IS_R: *mut usize = 0x40004404 as *mut usize;
pub const GPIO_PORTA_IBE_R: *mut usize = 0x40004408 as *mut usize;
pub const GPIO_PORTA_IEV_R: *mut usize = 0x4000440C as *mut usize;
pub const GPIO_PORTA_IM_R: *mut usize = 0x40004410 as *mut usize;
pub const GPIO_PORTA_RIS_R: *mut usize = 0x40004414 as *mut usize;
pub const GPIO_PORTA_MIS_R: *mut usize = 0x40004418 as *mut usize;
pub const GPIO_PORTA_ICR_R: *mut usize = 0x4000441C as *mut usize;
pub const GPIO_PORTA_AFSEL_R: *mut usize = 0x40004420 as *mut usize;
pub const GPIO_PORTA_DR2R_R: *mut usize = 0x40004500 as *mut usize;
pub const GPIO_PORTA_DR4R_R: *mut usize = 0x40004504 as *mut usize;
pub const GPIO_PORTA_DR8R_R: *mut usize = 0x40004508 as *mut usize;
pub const GPIO_PORTA_ODR_R: *mut usize = 0x4000450C as *mut usize;
pub const GPIO_PORTA_PUR_R: *mut usize = 0x40004510 as *mut usize;
pub const GPIO_PORTA_PDR_R: *mut usize = 0x40004514 as *mut usize;
pub const GPIO_PORTA_SLR_R: *mut usize = 0x40004518 as *mut usize;
pub const GPIO_PORTA_DEN_R: *mut usize = 0x4000451C as *mut usize;
pub const GPIO_PORTA_LOCK_R: *mut usize = 0x40004520 as *mut usize;
pub const GPIO_PORTA_CR_R: *mut usize = 0x40004524 as *mut usize;
pub const GPIO_PORTA_AMSEL_R: *mut usize = 0x40004528 as *mut usize;
pub const GPIO_PORTA_PCTL_R: *mut usize = 0x4000452C as *mut usize;
pub const GPIO_PORTA_ADCCTL_R: *mut usize = 0x40004530 as *mut usize;
pub const GPIO_PORTA_DMACTL_R: *mut usize = 0x40004534 as *mut usize;
pub const GPIO_PORTA_SI_R: *mut usize = 0x40004538 as *mut usize;
pub const GPIO_PORTB_DATA_BITS_R: *mut usize = 0x40005000 as *mut usize;
pub const GPIO_PORTB_DATA_R: *mut usize = 0x400053FC as *mut usize;
pub const GPIO_PORTB_DIR_R: *mut usize = 0x40005400 as *mut usize;
pub const GPIO_PORTB_IS_R: *mut usize = 0x40005404 as *mut usize;
pub const GPIO_PORTB_IBE_R: *mut usize = 0x40005408 as *mut usize;
pub const GPIO_PORTB_IEV_R: *mut usize = 0x4000540C as *mut usize;
pub const GPIO_PORTB_IM_R: *mut usize = 0x40005410 as *mut usize;
pub const GPIO_PORTB_RIS_R: *mut usize = 0x40005414 as *mut usize;
pub const GPIO_PORTB_MIS_R: *mut usize = 0x40005418 as *mut usize;
pub const GPIO_PORTB_ICR_R: *mut usize = 0x4000541C as *mut usize;
pub const GPIO_PORTB_AFSEL_R: *mut usize = 0x40005420 as *mut usize;
pub const GPIO_PORTB_DR2R_R: *mut usize = 0x40005500 as *mut usize;
pub const GPIO_PORTB_DR4R_R: *mut usize = 0x40005504 as *mut usize;
pub const GPIO_PORTB_DR8R_R: *mut usize = 0x40005508 as *mut usize;
pub const GPIO_PORTB_ODR_R: *mut usize = 0x4000550C as *mut usize;
pub const GPIO_PORTB_PUR_R: *mut usize = 0x40005510 as *mut usize;
pub const GPIO_PORTB_PDR_R: *mut usize = 0x40005514 as *mut usize;
pub const GPIO_PORTB_SLR_R: *mut usize = 0x40005518 as *mut usize;
pub const GPIO_PORTB_DEN_R: *mut usize = 0x4000551C as *mut usize;
pub const GPIO_PORTB_LOCK_R: *mut usize = 0x40005520 as *mut usize;
pub const GPIO_PORTB_CR_R: *mut usize = 0x40005524 as *mut usize;
pub const GPIO_PORTB_AMSEL_R: *mut usize = 0x40005528 as *mut usize;
pub const GPIO_PORTB_PCTL_R: *mut usize = 0x4000552C as *mut usize;
pub const GPIO_PORTB_ADCCTL_R: *mut usize = 0x40005530 as *mut usize;
pub const GPIO_PORTB_DMACTL_R: *mut usize = 0x40005534 as *mut usize;
pub const GPIO_PORTB_SI_R: *mut usize = 0x40005538 as *mut usize;
pub const GPIO_PORTC_DATA_BITS_R: *mut usize = 0x40006000 as *mut usize;
pub const GPIO_PORTC_DATA_R: *mut usize = 0x400063FC as *mut usize;
pub const GPIO_PORTC_DIR_R: *mut usize = 0x40006400 as *mut usize;
pub const GPIO_PORTC_IS_R: *mut usize = 0x40006404 as *mut usize;
pub const GPIO_PORTC_IBE_R: *mut usize = 0x40006408 as *mut usize;
pub const GPIO_PORTC_IEV_R: *mut usize = 0x4000640C as *mut usize;
pub const GPIO_PORTC_IM_R: *mut usize = 0x40006410 as *mut usize;
pub const GPIO_PORTC_RIS_R: *mut usize = 0x40006414 as *mut usize;
pub const GPIO_PORTC_MIS_R: *mut usize = 0x40006418 as *mut usize;
pub const GPIO_PORTC_ICR_R: *mut usize = 0x4000641C as *mut usize;
pub const GPIO_PORTC_AFSEL_R: *mut usize = 0x40006420 as *mut usize;
pub const GPIO_PORTC_DR2R_R: *mut usize = 0x40006500 as *mut usize;
pub const GPIO_PORTC_DR4R_R: *mut usize = 0x40006504 as *mut usize;
pub const GPIO_PORTC_DR8R_R: *mut usize = 0x40006508 as *mut usize;
pub const GPIO_PORTC_ODR_R: *mut usize = 0x4000650C as *mut usize;
pub const GPIO_PORTC_PUR_R: *mut usize = 0x40006510 as *mut usize;
pub const GPIO_PORTC_PDR_R: *mut usize = 0x40006514 as *mut usize;
pub const GPIO_PORTC_SLR_R: *mut usize = 0x40006518 as *mut usize;
pub const GPIO_PORTC_DEN_R: *mut usize = 0x4000651C as *mut usize;
pub const GPIO_PORTC_LOCK_R: *mut usize = 0x40006520 as *mut usize;
pub const GPIO_PORTC_CR_R: *mut usize = 0x40006524 as *mut usize;
pub const GPIO_PORTC_AMSEL_R: *mut usize = 0x40006528 as *mut usize;
pub const GPIO_PORTC_PCTL_R: *mut usize = 0x4000652C as *mut usize;
pub const GPIO_PORTC_ADCCTL_R: *mut usize = 0x40006530 as *mut usize;
pub const GPIO_PORTC_DMACTL_R: *mut usize = 0x40006534 as *mut usize;
pub const GPIO_PORTC_SI_R: *mut usize = 0x40006538 as *mut usize;
pub const GPIO_PORTD_DATA_BITS_R: *mut usize = 0x40007000 as *mut usize;
pub const GPIO_PORTD_DATA_R: *mut usize = 0x400073FC as *mut usize;
pub const GPIO_PORTD_DIR_R: *mut usize = 0x40007400 as *mut usize;
pub const GPIO_PORTD_IS_R: *mut usize = 0x40007404 as *mut usize;
pub const GPIO_PORTD_IBE_R: *mut usize = 0x40007408 as *mut usize;
pub const GPIO_PORTD_IEV_R: *mut usize = 0x4000740C as *mut usize;
pub const GPIO_PORTD_IM_R: *mut usize = 0x40007410 as *mut usize;
pub const GPIO_PORTD_RIS_R: *mut usize = 0x40007414 as *mut usize;
pub const GPIO_PORTD_MIS_R: *mut usize = 0x40007418 as *mut usize;
pub const GPIO_PORTD_ICR_R: *mut usize = 0x4000741C as *mut usize;
pub const GPIO_PORTD_AFSEL_R: *mut usize = 0x40007420 as *mut usize;
pub const GPIO_PORTD_DR2R_R: *mut usize = 0x40007500 as *mut usize;
pub const GPIO_PORTD_DR4R_R: *mut usize = 0x40007504 as *mut usize;
pub const GPIO_PORTD_DR8R_R: *mut usize = 0x40007508 as *mut usize;
pub const GPIO_PORTD_ODR_R: *mut usize = 0x4000750C as *mut usize;
pub const GPIO_PORTD_PUR_R: *mut usize = 0x40007510 as *mut usize;
pub const GPIO_PORTD_PDR_R: *mut usize = 0x40007514 as *mut usize;
pub const GPIO_PORTD_SLR_R: *mut usize = 0x40007518 as *mut usize;
pub const GPIO_PORTD_DEN_R: *mut usize = 0x4000751C as *mut usize;
pub const GPIO_PORTD_LOCK_R: *mut usize = 0x40007520 as *mut usize;
pub const GPIO_PORTD_CR_R: *mut usize = 0x40007524 as *mut usize;
pub const GPIO_PORTD_AMSEL_R: *mut usize = 0x40007528 as *mut usize;
pub const GPIO_PORTD_PCTL_R: *mut usize = 0x4000752C as *mut usize;
pub const GPIO_PORTD_ADCCTL_R: *mut usize = 0x40007530 as *mut usize;
pub const GPIO_PORTD_DMACTL_R: *mut usize = 0x40007534 as *mut usize;
pub const GPIO_PORTD_SI_R: *mut usize = 0x40007538 as *mut usize;
pub const SSI0_CR0_R: *mut usize = 0x40008000 as *mut usize;
pub const SSI0_CR1_R: *mut usize = 0x40008004 as *mut usize;
pub const SSI0_DR_R: *mut usize = 0x40008008 as *mut usize;
pub const SSI0_SR_R: *mut usize = 0x4000800C as *mut usize;
pub const SSI0_CPSR_R: *mut usize = 0x40008010 as *mut usize;
pub const SSI0_IM_R: *mut usize = 0x40008014 as *mut usize;
pub const SSI0_RIS_R: *mut usize = 0x40008018 as *mut usize;
pub const SSI0_MIS_R: *mut usize = 0x4000801C as *mut usize;
pub const SSI0_ICR_R: *mut usize = 0x40008020 as *mut usize;
pub const SSI0_DMACTL_R: *mut usize = 0x40008024 as *mut usize;
pub const SSI0_CC_R: *mut usize = 0x40008FC8 as *mut usize;
pub const SSI1_CR0_R: *mut usize = 0x40009000 as *mut usize;
pub const SSI1_CR1_R: *mut usize = 0x40009004 as *mut usize;
pub const SSI1_DR_R: *mut usize = 0x40009008 as *mut usize;
pub const SSI1_SR_R: *mut usize = 0x4000900C as *mut usize;
pub const SSI1_CPSR_R: *mut usize = 0x40009010 as *mut usize;
pub const SSI1_IM_R: *mut usize = 0x40009014 as *mut usize;
pub const SSI1_RIS_R: *mut usize = 0x40009018 as *mut usize;
pub const SSI1_MIS_R: *mut usize = 0x4000901C as *mut usize;
pub const SSI1_ICR_R: *mut usize = 0x40009020 as *mut usize;
pub const SSI1_DMACTL_R: *mut usize = 0x40009024 as *mut usize;
pub const SSI1_CC_R: *mut usize = 0x40009FC8 as *mut usize;
pub const SSI2_CR0_R: *mut usize = 0x4000A000 as *mut usize;
pub const SSI2_CR1_R: *mut usize = 0x4000A004 as *mut usize;
pub const SSI2_DR_R: *mut usize = 0x4000A008 as *mut usize;
pub const SSI2_SR_R: *mut usize = 0x4000A00C as *mut usize;
pub const SSI2_CPSR_R: *mut usize = 0x4000A010 as *mut usize;
pub const SSI2_IM_R: *mut usize = 0x4000A014 as *mut usize;
pub const SSI2_RIS_R: *mut usize = 0x4000A018 as *mut usize;
pub const SSI2_MIS_R: *mut usize = 0x4000A01C as *mut usize;
pub const SSI2_ICR_R: *mut usize = 0x4000A020 as *mut usize;
pub const SSI2_DMACTL_R: *mut usize = 0x4000A024 as *mut usize;
pub const SSI2_CC_R: *mut usize = 0x4000AFC8 as *mut usize;
pub const SSI3_CR0_R: *mut usize = 0x4000B000 as *mut usize;
pub const SSI3_CR1_R: *mut usize = 0x4000B004 as *mut usize;
pub const SSI3_DR_R: *mut usize = 0x4000B008 as *mut usize;
pub const SSI3_SR_R: *mut usize = 0x4000B00C as *mut usize;
pub const SSI3_CPSR_R: *mut usize = 0x4000B010 as *mut usize;
pub const SSI3_IM_R: *mut usize = 0x4000B014 as *mut usize;
pub const SSI3_RIS_R: *mut usize = 0x4000B018 as *mut usize;
pub const SSI3_MIS_R: *mut usize = 0x4000B01C as *mut usize;
pub const SSI3_ICR_R: *mut usize = 0x4000B020 as *mut usize;
pub const SSI3_DMACTL_R: *mut usize = 0x4000B024 as *mut usize;
pub const SSI3_CC_R: *mut usize = 0x4000BFC8 as *mut usize;
pub const UART0_DR_R: *mut usize = 0x4000C000 as *mut usize;
pub const UART0_RSR_R: *mut usize = 0x4000C004 as *mut usize;
pub const UART0_ECR_R: *mut usize = 0x4000C004 as *mut usize;
pub const UART0_FR_R: *mut usize = 0x4000C018 as *mut usize;
pub const UART0_ILPR_R: *mut usize = 0x4000C020 as *mut usize;
pub const UART0_IBRD_R: *mut usize = 0x4000C024 as *mut usize;
pub const UART0_FBRD_R: *mut usize = 0x4000C028 as *mut usize;
pub const UART0_LCRH_R: *mut usize = 0x4000C02C as *mut usize;
pub const UART0_CTL_R: *mut usize = 0x4000C030 as *mut usize;
pub const UART0_IFLS_R: *mut usize = 0x4000C034 as *mut usize;
pub const UART0_IM_R: *mut usize = 0x4000C038 as *mut usize;
pub const UART0_RIS_R: *mut usize = 0x4000C03C as *mut usize;
pub const UART0_MIS_R: *mut usize = 0x4000C040 as *mut usize;
pub const UART0_ICR_R: *mut usize = 0x4000C044 as *mut usize;
pub const UART0_DMACTL_R: *mut usize = 0x4000C048 as *mut usize;
pub const UART0_LCTL_R: *mut usize = 0x4000C090 as *mut usize;
pub const UART0_LSS_R: *mut usize = 0x4000C094 as *mut usize;
pub const UART0_LTIM_R: *mut usize = 0x4000C098 as *mut usize;
pub const UART0_9BITADDR_R: *mut usize = 0x4000C0A4 as *mut usize;
pub const UART0_9BITAMASK_R: *mut usize = 0x4000C0A8 as *mut usize;
pub const UART0_PP_R: *mut usize = 0x4000CFC0 as *mut usize;
pub const UART0_CC_R: *mut usize = 0x4000CFC8 as *mut usize;
pub const UART1_DR_R: *mut usize = 0x4000D000 as *mut usize;
pub const UART1_RSR_R: *mut usize = 0x4000D004 as *mut usize;
pub const UART1_ECR_R: *mut usize = 0x4000D004 as *mut usize;
pub const UART1_FR_R: *mut usize = 0x4000D018 as *mut usize;
pub const UART1_ILPR_R: *mut usize = 0x4000D020 as *mut usize;
pub const UART1_IBRD_R: *mut usize = 0x4000D024 as *mut usize;
pub const UART1_FBRD_R: *mut usize = 0x4000D028 as *mut usize;
pub const UART1_LCRH_R: *mut usize = 0x4000D02C as *mut usize;
pub const UART1_CTL_R: *mut usize = 0x4000D030 as *mut usize;
pub const UART1_IFLS_R: *mut usize = 0x4000D034 as *mut usize;
pub const UART1_IM_R: *mut usize = 0x4000D038 as *mut usize;
pub const UART1_RIS_R: *mut usize = 0x4000D03C as *mut usize;
pub const UART1_MIS_R: *mut usize = 0x4000D040 as *mut usize;
pub const UART1_ICR_R: *mut usize = 0x4000D044 as *mut usize;
pub const UART1_DMACTL_R: *mut usize = 0x4000D048 as *mut usize;
pub const UART1_LCTL_R: *mut usize = 0x4000D090 as *mut usize;
pub const UART1_LSS_R: *mut usize = 0x4000D094 as *mut usize;
pub const UART1_LTIM_R: *mut usize = 0x4000D098 as *mut usize;
pub const UART1_9BITADDR_R: *mut usize = 0x4000D0A4 as *mut usize;
pub const UART1_9BITAMASK_R: *mut usize = 0x4000D0A8 as *mut usize;
pub const UART1_PP_R: *mut usize = 0x4000DFC0 as *mut usize;
pub const UART1_CC_R: *mut usize = 0x4000DFC8 as *mut usize;
pub const UART2_DR_R: *mut usize = 0x4000E000 as *mut usize;
pub const UART2_RSR_R: *mut usize = 0x4000E004 as *mut usize;
pub const UART2_ECR_R: *mut usize = 0x4000E004 as *mut usize;
pub const UART2_FR_R: *mut usize = 0x4000E018 as *mut usize;
pub const UART2_ILPR_R: *mut usize = 0x4000E020 as *mut usize;
pub const UART2_IBRD_R: *mut usize = 0x4000E024 as *mut usize;
pub const UART2_FBRD_R: *mut usize = 0x4000E028 as *mut usize;
pub const UART2_LCRH_R: *mut usize = 0x4000E02C as *mut usize;
pub const UART2_CTL_R: *mut usize = 0x4000E030 as *mut usize;
pub const UART2_IFLS_R: *mut usize = 0x4000E034 as *mut usize;
pub const UART2_IM_R: *mut usize = 0x4000E038 as *mut usize;
pub const UART2_RIS_R: *mut usize = 0x4000E03C as *mut usize;
pub const UART2_MIS_R: *mut usize = 0x4000E040 as *mut usize;
pub const UART2_ICR_R: *mut usize = 0x4000E044 as *mut usize;
pub const UART2_DMACTL_R: *mut usize = 0x4000E048 as *mut usize;
pub const UART2_LCTL_R: *mut usize = 0x4000E090 as *mut usize;
pub const UART2_LSS_R: *mut usize = 0x4000E094 as *mut usize;
pub const UART2_LTIM_R: *mut usize = 0x4000E098 as *mut usize;
pub const UART2_9BITADDR_R: *mut usize = 0x4000E0A4 as *mut usize;
pub const UART2_9BITAMASK_R: *mut usize = 0x4000E0A8 as *mut usize;
pub const UART2_PP_R: *mut usize = 0x4000EFC0 as *mut usize;
pub const UART2_CC_R: *mut usize = 0x4000EFC8 as *mut usize;
pub const UART3_DR_R: *mut usize = 0x4000F000 as *mut usize;
pub const UART3_RSR_R: *mut usize = 0x4000F004 as *mut usize;
pub const UART3_ECR_R: *mut usize = 0x4000F004 as *mut usize;
pub const UART3_FR_R: *mut usize = 0x4000F018 as *mut usize;
pub const UART3_ILPR_R: *mut usize = 0x4000F020 as *mut usize;
pub const UART3_IBRD_R: *mut usize = 0x4000F024 as *mut usize;
pub const UART3_FBRD_R: *mut usize = 0x4000F028 as *mut usize;
pub const UART3_LCRH_R: *mut usize = 0x4000F02C as *mut usize;
pub const UART3_CTL_R: *mut usize = 0x4000F030 as *mut usize;
pub const UART3_IFLS_R: *mut usize = 0x4000F034 as *mut usize;
pub const UART3_IM_R: *mut usize = 0x4000F038 as *mut usize;
pub const UART3_RIS_R: *mut usize = 0x4000F03C as *mut usize;
pub const UART3_MIS_R: *mut usize = 0x4000F040 as *mut usize;
pub const UART3_ICR_R: *mut usize = 0x4000F044 as *mut usize;
pub const UART3_DMACTL_R: *mut usize = 0x4000F048 as *mut usize;
pub const UART3_LCTL_R: *mut usize = 0x4000F090 as *mut usize;
pub const UART3_LSS_R: *mut usize = 0x4000F094 as *mut usize;
pub const UART3_LTIM_R: *mut usize = 0x4000F098 as *mut usize;
pub const UART3_9BITADDR_R: *mut usize = 0x4000F0A4 as *mut usize;
pub const UART3_9BITAMASK_R: *mut usize = 0x4000F0A8 as *mut usize;
pub const UART3_PP_R: *mut usize = 0x4000FFC0 as *mut usize;
pub const UART3_CC_R: *mut usize = 0x4000FFC8 as *mut usize;
pub const UART4_DR_R: *mut usize = 0x40010000 as *mut usize;
pub const UART4_RSR_R: *mut usize = 0x40010004 as *mut usize;
pub const UART4_ECR_R: *mut usize = 0x40010004 as *mut usize;
pub const UART4_FR_R: *mut usize = 0x40010018 as *mut usize;
pub const UART4_ILPR_R: *mut usize = 0x40010020 as *mut usize;
pub const UART4_IBRD_R: *mut usize = 0x40010024 as *mut usize;
pub const UART4_FBRD_R: *mut usize = 0x40010028 as *mut usize;
pub const UART4_LCRH_R: *mut usize = 0x4001002C as *mut usize;
pub const UART4_CTL_R: *mut usize = 0x40010030 as *mut usize;
pub const UART4_IFLS_R: *mut usize = 0x40010034 as *mut usize;
pub const UART4_IM_R: *mut usize = 0x40010038 as *mut usize;
pub const UART4_RIS_R: *mut usize = 0x4001003C as *mut usize;
pub const UART4_MIS_R: *mut usize = 0x40010040 as *mut usize;
pub const UART4_ICR_R: *mut usize = 0x40010044 as *mut usize;
pub const UART4_DMACTL_R: *mut usize = 0x40010048 as *mut usize;
pub const UART4_LCTL_R: *mut usize = 0x40010090 as *mut usize;
pub const UART4_LSS_R: *mut usize = 0x40010094 as *mut usize;
pub const UART4_LTIM_R: *mut usize = 0x40010098 as *mut usize;
pub const UART4_9BITADDR_R: *mut usize = 0x400100A4 as *mut usize;
pub const UART4_9BITAMASK_R: *mut usize = 0x400100A8 as *mut usize;
pub const UART4_PP_R: *mut usize = 0x40010FC0 as *mut usize;
pub const UART4_CC_R: *mut usize = 0x40010FC8 as *mut usize;
pub const UART5_DR_R: *mut usize = 0x40011000 as *mut usize;
pub const UART5_RSR_R: *mut usize = 0x40011004 as *mut usize;
pub const UART5_ECR_R: *mut usize = 0x40011004 as *mut usize;
pub const UART5_FR_R: *mut usize = 0x40011018 as *mut usize;
pub const UART5_ILPR_R: *mut usize = 0x40011020 as *mut usize;
pub const UART5_IBRD_R: *mut usize = 0x40011024 as *mut usize;
pub const UART5_FBRD_R: *mut usize = 0x40011028 as *mut usize;
pub const UART5_LCRH_R: *mut usize = 0x4001102C as *mut usize;
pub const UART5_CTL_R: *mut usize = 0x40011030 as *mut usize;
pub const UART5_IFLS_R: *mut usize = 0x40011034 as *mut usize;
pub const UART5_IM_R: *mut usize = 0x40011038 as *mut usize;
pub const UART5_RIS_R: *mut usize = 0x4001103C as *mut usize;
pub const UART5_MIS_R: *mut usize = 0x40011040 as *mut usize;
pub const UART5_ICR_R: *mut usize = 0x40011044 as *mut usize;
pub const UART5_DMACTL_R: *mut usize = 0x40011048 as *mut usize;
pub const UART5_LCTL_R: *mut usize = 0x40011090 as *mut usize;
pub const UART5_LSS_R: *mut usize = 0x40011094 as *mut usize;
pub const UART5_LTIM_R: *mut usize = 0x40011098 as *mut usize;
pub const UART5_9BITADDR_R: *mut usize = 0x400110A4 as *mut usize;
pub const UART5_9BITAMASK_R: *mut usize = 0x400110A8 as *mut usize;
pub const UART5_PP_R: *mut usize = 0x40011FC0 as *mut usize;
pub const UART5_CC_R: *mut usize = 0x40011FC8 as *mut usize;
pub const UART6_DR_R: *mut usize = 0x40012000 as *mut usize;
pub const UART6_RSR_R: *mut usize = 0x40012004 as *mut usize;
pub const UART6_ECR_R: *mut usize = 0x40012004 as *mut usize;
pub const UART6_FR_R: *mut usize = 0x40012018 as *mut usize;
pub const UART6_ILPR_R: *mut usize = 0x40012020 as *mut usize;
pub const UART6_IBRD_R: *mut usize = 0x40012024 as *mut usize;
pub const UART6_FBRD_R: *mut usize = 0x40012028 as *mut usize;
pub const UART6_LCRH_R: *mut usize = 0x4001202C as *mut usize;
pub const UART6_CTL_R: *mut usize = 0x40012030 as *mut usize;
pub const UART6_IFLS_R: *mut usize = 0x40012034 as *mut usize;
pub const UART6_IM_R: *mut usize = 0x40012038 as *mut usize;
pub const UART6_RIS_R: *mut usize = 0x4001203C as *mut usize;
pub const UART6_MIS_R: *mut usize = 0x40012040 as *mut usize;
pub const UART6_ICR_R: *mut usize = 0x40012044 as *mut usize;
pub const UART6_DMACTL_R: *mut usize = 0x40012048 as *mut usize;
pub const UART6_LCTL_R: *mut usize = 0x40012090 as *mut usize;
pub const UART6_LSS_R: *mut usize = 0x40012094 as *mut usize;
pub const UART6_LTIM_R: *mut usize = 0x40012098 as *mut usize;
pub const UART6_9BITADDR_R: *mut usize = 0x400120A4 as *mut usize;
pub const UART6_9BITAMASK_R: *mut usize = 0x400120A8 as *mut usize;
pub const UART6_PP_R: *mut usize = 0x40012FC0 as *mut usize;
pub const UART6_CC_R: *mut usize = 0x40012FC8 as *mut usize;
pub const UART7_DR_R: *mut usize = 0x40013000 as *mut usize;
pub const UART7_RSR_R: *mut usize = 0x40013004 as *mut usize;
pub const UART7_ECR_R: *mut usize = 0x40013004 as *mut usize;
pub const UART7_FR_R: *mut usize = 0x40013018 as *mut usize;
pub const UART7_ILPR_R: *mut usize = 0x40013020 as *mut usize;
pub const UART7_IBRD_R: *mut usize = 0x40013024 as *mut usize;
pub const UART7_FBRD_R: *mut usize = 0x40013028 as *mut usize;
pub const UART7_LCRH_R: *mut usize = 0x4001302C as *mut usize;
pub const UART7_CTL_R: *mut usize = 0x40013030 as *mut usize;
pub const UART7_IFLS_R: *mut usize = 0x40013034 as *mut usize;
pub const UART7_IM_R: *mut usize = 0x40013038 as *mut usize;
pub const UART7_RIS_R: *mut usize = 0x4001303C as *mut usize;
pub const UART7_MIS_R: *mut usize = 0x40013040 as *mut usize;
pub const UART7_ICR_R: *mut usize = 0x40013044 as *mut usize;
pub const UART7_DMACTL_R: *mut usize = 0x40013048 as *mut usize;
pub const UART7_LCTL_R: *mut usize = 0x40013090 as *mut usize;
pub const UART7_LSS_R: *mut usize = 0x40013094 as *mut usize;
pub const UART7_LTIM_R: *mut usize = 0x40013098 as *mut usize;
pub const UART7_9BITADDR_R: *mut usize = 0x400130A4 as *mut usize;
pub const UART7_9BITAMASK_R: *mut usize = 0x400130A8 as *mut usize;
pub const UART7_PP_R: *mut usize = 0x40013FC0 as *mut usize;
pub const UART7_CC_R: *mut usize = 0x40013FC8 as *mut usize;
pub const I2C0_MASTER_MSA_R: *mut usize = 0x40020000 as *mut usize;
pub const I2C0_MASTER_MCS_R: *mut usize = 0x40020004 as *mut usize;
pub const I2C0_MASTER_MDR_R: *mut usize = 0x40020008 as *mut usize;
pub const I2C0_MASTER_MTPR_R: *mut usize = 0x4002000C as *mut usize;
pub const I2C0_MASTER_MIMR_R: *mut usize = 0x40020010 as *mut usize;
pub const I2C0_MASTER_MRIS_R: *mut usize = 0x40020014 as *mut usize;
pub const I2C0_MASTER_MMIS_R: *mut usize = 0x40020018 as *mut usize;
pub const I2C0_MASTER_MICR_R: *mut usize = 0x4002001C as *mut usize;
pub const I2C0_MASTER_MCR_R: *mut usize = 0x40020020 as *mut usize;
pub const I2C0_MASTER_MCLKOCNT_R: *mut usize = 0x40020024 as *mut usize;
pub const I2C0_MASTER_MBMON_R: *mut usize = 0x4002002C as *mut usize;
pub const I2C0_SLAVE_SOAR_R: *mut usize = 0x40020800 as *mut usize;
pub const I2C0_SLAVE_SCSR_R: *mut usize = 0x40020804 as *mut usize;
pub const I2C0_SLAVE_SDR_R: *mut usize = 0x40020808 as *mut usize;
pub const I2C0_SLAVE_SIMR_R: *mut usize = 0x4002080C as *mut usize;
pub const I2C0_SLAVE_SRIS_R: *mut usize = 0x40020810 as *mut usize;
pub const I2C0_SLAVE_SMIS_R: *mut usize = 0x40020814 as *mut usize;
pub const I2C0_SLAVE_SICR_R: *mut usize = 0x40020818 as *mut usize;
pub const I2C0_SLAVE_SOAR2_R: *mut usize = 0x4002081C as *mut usize;
pub const I2C0_SLAVE_SACKCTL_R: *mut usize = 0x40020820 as *mut usize;
pub const I2C1_MASTER_MSA_R: *mut usize = 0x40021000 as *mut usize;
pub const I2C1_MASTER_MCS_R: *mut usize = 0x40021004 as *mut usize;
pub const I2C1_MASTER_MDR_R: *mut usize = 0x40021008 as *mut usize;
pub const I2C1_MASTER_MTPR_R: *mut usize = 0x4002100C as *mut usize;
pub const I2C1_MASTER_MIMR_R: *mut usize = 0x40021010 as *mut usize;
pub const I2C1_MASTER_MRIS_R: *mut usize = 0x40021014 as *mut usize;
pub const I2C1_MASTER_MMIS_R: *mut usize = 0x40021018 as *mut usize;
pub const I2C1_MASTER_MICR_R: *mut usize = 0x4002101C as *mut usize;
pub const I2C1_MASTER_MCR_R: *mut usize = 0x40021020 as *mut usize;
pub const I2C1_MASTER_MCLKOCNT_R: *mut usize = 0x40021024 as *mut usize;
pub const I2C1_MASTER_MBMON_R: *mut usize = 0x4002102C as *mut usize;
pub const I2C1_SLAVE_SOAR_R: *mut usize = 0x40021800 as *mut usize;
pub const I2C1_SLAVE_SCSR_R: *mut usize = 0x40021804 as *mut usize;
pub const I2C1_SLAVE_SDR_R: *mut usize = 0x40021808 as *mut usize;
pub const I2C1_SLAVE_SIMR_R: *mut usize = 0x4002180C as *mut usize;
pub const I2C1_SLAVE_SRIS_R: *mut usize = 0x40021810 as *mut usize;
pub const I2C1_SLAVE_SMIS_R: *mut usize = 0x40021814 as *mut usize;
pub const I2C1_SLAVE_SICR_R: *mut usize = 0x40021818 as *mut usize;
pub const I2C1_SLAVE_SOAR2_R: *mut usize = 0x4002181C as *mut usize;
pub const I2C1_SLAVE_SACKCTL_R: *mut usize = 0x40021820 as *mut usize;
pub const I2C2_MASTER_MSA_R: *mut usize = 0x40022000 as *mut usize;
pub const I2C2_MASTER_MCS_R: *mut usize = 0x40022004 as *mut usize;
pub const I2C2_MASTER_MDR_R: *mut usize = 0x40022008 as *mut usize;
pub const I2C2_MASTER_MTPR_R: *mut usize = 0x4002200C as *mut usize;
pub const I2C2_MASTER_MIMR_R: *mut usize = 0x40022010 as *mut usize;
pub const I2C2_MASTER_MRIS_R: *mut usize = 0x40022014 as *mut usize;
pub const I2C2_MASTER_MMIS_R: *mut usize = 0x40022018 as *mut usize;
pub const I2C2_MASTER_MICR_R: *mut usize = 0x4002201C as *mut usize;
pub const I2C2_MASTER_MCR_R: *mut usize = 0x40022020 as *mut usize;
pub const I2C2_MASTER_MCLKOCNT_R: *mut usize = 0x40022024 as *mut usize;
pub const I2C2_MASTER_MBMON_R: *mut usize = 0x4002202C as *mut usize;
pub const I2C2_SLAVE_SOAR_R: *mut usize = 0x40022800 as *mut usize;
pub const I2C2_SLAVE_SCSR_R: *mut usize = 0x40022804 as *mut usize;
pub const I2C2_SLAVE_SDR_R: *mut usize = 0x40022808 as *mut usize;
pub const I2C2_SLAVE_SIMR_R: *mut usize = 0x4002280C as *mut usize;
pub const I2C2_SLAVE_SRIS_R: *mut usize = 0x40022810 as *mut usize;
pub const I2C2_SLAVE_SMIS_R: *mut usize = 0x40022814 as *mut usize;
pub const I2C2_SLAVE_SICR_R: *mut usize = 0x40022818 as *mut usize;
pub const I2C2_SLAVE_SOAR2_R: *mut usize = 0x4002281C as *mut usize;
pub const I2C2_SLAVE_SACKCTL_R: *mut usize = 0x40022820 as *mut usize;
pub const I2C3_MASTER_MSA_R: *mut usize = 0x40023000 as *mut usize;
pub const I2C3_MASTER_MCS_R: *mut usize = 0x40023004 as *mut usize;
pub const I2C3_MASTER_MDR_R: *mut usize = 0x40023008 as *mut usize;
pub const I2C3_MASTER_MTPR_R: *mut usize = 0x4002300C as *mut usize;
pub const I2C3_MASTER_MIMR_R: *mut usize = 0x40023010 as *mut usize;
pub const I2C3_MASTER_MRIS_R: *mut usize = 0x40023014 as *mut usize;
pub const I2C3_MASTER_MMIS_R: *mut usize = 0x40023018 as *mut usize;
pub const I2C3_MASTER_MICR_R: *mut usize = 0x4002301C as *mut usize;
pub const I2C3_MASTER_MCR_R: *mut usize = 0x40023020 as *mut usize;
pub const I2C3_MASTER_MCLKOCNT_R: *mut usize = 0x40023024 as *mut usize;
pub const I2C3_MASTER_MBMON_R: *mut usize = 0x4002302C as *mut usize;
pub const I2C3_SLAVE_SOAR_R: *mut usize = 0x40023800 as *mut usize;
pub const I2C3_SLAVE_SCSR_R: *mut usize = 0x40023804 as *mut usize;
pub const I2C3_SLAVE_SDR_R: *mut usize = 0x40023808 as *mut usize;
pub const I2C3_SLAVE_SIMR_R: *mut usize = 0x4002380C as *mut usize;
pub const I2C3_SLAVE_SRIS_R: *mut usize = 0x40023810 as *mut usize;
pub const I2C3_SLAVE_SMIS_R: *mut usize = 0x40023814 as *mut usize;
pub const I2C3_SLAVE_SICR_R: *mut usize = 0x40023818 as *mut usize;
pub const I2C3_SLAVE_SOAR2_R: *mut usize = 0x4002381C as *mut usize;
pub const I2C3_SLAVE_SACKCTL_R: *mut usize = 0x40023820 as *mut usize;
pub const GPIO_PORTE_DATA_BITS_R: *mut usize = 0x40024000 as *mut usize;
pub const GPIO_PORTE_DATA_R: *mut usize = 0x400243FC as *mut usize;
pub const GPIO_PORTE_DIR_R: *mut usize = 0x40024400 as *mut usize;
pub const GPIO_PORTE_IS_R: *mut usize = 0x40024404 as *mut usize;
pub const GPIO_PORTE_IBE_R: *mut usize = 0x40024408 as *mut usize;
pub const GPIO_PORTE_IEV_R: *mut usize = 0x4002440C as *mut usize;
pub const GPIO_PORTE_IM_R: *mut usize = 0x40024410 as *mut usize;
pub const GPIO_PORTE_RIS_R: *mut usize = 0x40024414 as *mut usize;
pub const GPIO_PORTE_MIS_R: *mut usize = 0x40024418 as *mut usize;
pub const GPIO_PORTE_ICR_R: *mut usize = 0x4002441C as *mut usize;
pub const GPIO_PORTE_AFSEL_R: *mut usize = 0x40024420 as *mut usize;
pub const GPIO_PORTE_DR2R_R: *mut usize = 0x40024500 as *mut usize;
pub const GPIO_PORTE_DR4R_R: *mut usize = 0x40024504 as *mut usize;
pub const GPIO_PORTE_DR8R_R: *mut usize = 0x40024508 as *mut usize;
pub const GPIO_PORTE_ODR_R: *mut usize = 0x4002450C as *mut usize;
pub const GPIO_PORTE_PUR_R: *mut usize = 0x40024510 as *mut usize;
pub const GPIO_PORTE_PDR_R: *mut usize = 0x40024514 as *mut usize;
pub const GPIO_PORTE_SLR_R: *mut usize = 0x40024518 as *mut usize;
pub const GPIO_PORTE_DEN_R: *mut usize = 0x4002451C as *mut usize;
pub const GPIO_PORTE_LOCK_R: *mut usize = 0x40024520 as *mut usize;
pub const GPIO_PORTE_CR_R: *mut usize = 0x40024524 as *mut usize;
pub const GPIO_PORTE_AMSEL_R: *mut usize = 0x40024528 as *mut usize;
pub const GPIO_PORTE_PCTL_R: *mut usize = 0x4002452C as *mut usize;
pub const GPIO_PORTE_ADCCTL_R: *mut usize = 0x40024530 as *mut usize;
pub const GPIO_PORTE_DMACTL_R: *mut usize = 0x40024534 as *mut usize;
pub const GPIO_PORTE_SI_R: *mut usize = 0x40024538 as *mut usize;
pub const GPIO_PORTF_DATA_BITS_R: *mut usize = 0x40025000 as *mut usize;
pub const GPIO_PORTF_DATA_R: *mut usize = 0x400253FC as *mut usize;
pub const GPIO_PORTF_DIR_R: *mut usize = 0x40025400 as *mut usize;
pub const GPIO_PORTF_IS_R: *mut usize = 0x40025404 as *mut usize;
pub const GPIO_PORTF_IBE_R: *mut usize = 0x40025408 as *mut usize;
pub const GPIO_PORTF_IEV_R: *mut usize = 0x4002540C as *mut usize;
pub const GPIO_PORTF_IM_R: *mut usize = 0x40025410 as *mut usize;
pub const GPIO_PORTF_RIS_R: *mut usize = 0x40025414 as *mut usize;
pub const GPIO_PORTF_MIS_R: *mut usize = 0x40025418 as *mut usize;
pub const GPIO_PORTF_ICR_R: *mut usize = 0x4002541C as *mut usize;
pub const GPIO_PORTF_AFSEL_R: *mut usize = 0x40025420 as *mut usize;
pub const GPIO_PORTF_DR2R_R: *mut usize = 0x40025500 as *mut usize;
pub const GPIO_PORTF_DR4R_R: *mut usize = 0x40025504 as *mut usize;
pub const GPIO_PORTF_DR8R_R: *mut usize = 0x40025508 as *mut usize;
pub const GPIO_PORTF_ODR_R: *mut usize = 0x4002550C as *mut usize;
pub const GPIO_PORTF_PUR_R: *mut usize = 0x40025510 as *mut usize;
pub const GPIO_PORTF_PDR_R: *mut usize = 0x40025514 as *mut usize;
pub const GPIO_PORTF_SLR_R: *mut usize = 0x40025518 as *mut usize;
pub const GPIO_PORTF_DEN_R: *mut usize = 0x4002551C as *mut usize;
pub const GPIO_PORTF_LOCK_R: *mut usize = 0x40025520 as *mut usize;
pub const GPIO_PORTF_CR_R: *mut usize = 0x40025524 as *mut usize;
pub const GPIO_PORTF_AMSEL_R: *mut usize = 0x40025528 as *mut usize;
pub const GPIO_PORTF_PCTL_R: *mut usize = 0x4002552C as *mut usize;
pub const GPIO_PORTF_ADCCTL_R: *mut usize = 0x40025530 as *mut usize;
pub const GPIO_PORTF_DMACTL_R: *mut usize = 0x40025534 as *mut usize;
pub const GPIO_PORTF_SI_R: *mut usize = 0x40025538 as *mut usize;
pub const TIMER0_CFG_R: *mut usize = 0x40030000 as *mut usize;
pub const TIMER0_TAMR_R: *mut usize = 0x40030004 as *mut usize;
pub const TIMER0_TBMR_R: *mut usize = 0x40030008 as *mut usize;
pub const TIMER0_CTL_R: *mut usize = 0x4003000C as *mut usize;
pub const TIMER0_SYNC_R: *mut usize = 0x40030010 as *mut usize;
pub const TIMER0_IMR_R: *mut usize = 0x40030018 as *mut usize;
pub const TIMER0_RIS_R: *mut usize = 0x4003001C as *mut usize;
pub const TIMER0_MIS_R: *mut usize = 0x40030020 as *mut usize;
pub const TIMER0_ICR_R: *mut usize = 0x40030024 as *mut usize;
pub const TIMER0_TAILR_R: *mut usize = 0x40030028 as *mut usize;
pub const TIMER0_TBILR_R: *mut usize = 0x4003002C as *mut usize;
pub const TIMER0_TAMATCHR_R: *mut usize = 0x40030030 as *mut usize;
pub const TIMER0_TBMATCHR_R: *mut usize = 0x40030034 as *mut usize;
pub const TIMER0_TAPR_R: *mut usize = 0x40030038 as *mut usize;
pub const TIMER0_TBPR_R: *mut usize = 0x4003003C as *mut usize;
pub const TIMER0_TAPMR_R: *mut usize = 0x40030040 as *mut usize;
pub const TIMER0_TBPMR_R: *mut usize = 0x40030044 as *mut usize;
pub const TIMER0_TAR_R: *mut usize = 0x40030048 as *mut usize;
pub const TIMER0_TBR_R: *mut usize = 0x4003004C as *mut usize;
pub const TIMER0_TAV_R: *mut usize = 0x40030050 as *mut usize;
pub const TIMER0_TBV_R: *mut usize = 0x40030054 as *mut usize;
pub const TIMER0_RTCPD_R: *mut usize = 0x40030058 as *mut usize;
pub const TIMER0_TAPS_R: *mut usize = 0x4003005C as *mut usize;
pub const TIMER0_TBPS_R: *mut usize = 0x40030060 as *mut usize;
pub const TIMER0_TAPV_R: *mut usize = 0x40030064 as *mut usize;
pub const TIMER0_TBPV_R: *mut usize = 0x40030068 as *mut usize;
pub const TIMER0_PP_R: *mut usize = 0x40030FC0 as *mut usize;
pub const TIMER1_CFG_R: *mut usize = 0x40031000 as *mut usize;
pub const TIMER1_TAMR_R: *mut usize = 0x40031004 as *mut usize;
pub const TIMER1_TBMR_R: *mut usize = 0x40031008 as *mut usize;
pub const TIMER1_CTL_R: *mut usize = 0x4003100C as *mut usize;
pub const TIMER1_SYNC_R: *mut usize = 0x40031010 as *mut usize;
pub const TIMER1_IMR_R: *mut usize = 0x40031018 as *mut usize;
pub const TIMER1_RIS_R: *mut usize = 0x4003101C as *mut usize;
pub const TIMER1_MIS_R: *mut usize = 0x40031020 as *mut usize;
pub const TIMER1_ICR_R: *mut usize = 0x40031024 as *mut usize;
pub const TIMER1_TAILR_R: *mut usize = 0x40031028 as *mut usize;
pub const TIMER1_TBILR_R: *mut usize = 0x4003102C as *mut usize;
pub const TIMER1_TAMATCHR_R: *mut usize = 0x40031030 as *mut usize;
pub const TIMER1_TBMATCHR_R: *mut usize = 0x40031034 as *mut usize;
pub const TIMER1_TAPR_R: *mut usize = 0x40031038 as *mut usize;
pub const TIMER1_TBPR_R: *mut usize = 0x4003103C as *mut usize;
pub const TIMER1_TAPMR_R: *mut usize = 0x40031040 as *mut usize;
pub const TIMER1_TBPMR_R: *mut usize = 0x40031044 as *mut usize;
pub const TIMER1_TAR_R: *mut usize = 0x40031048 as *mut usize;
pub const TIMER1_TBR_R: *mut usize = 0x4003104C as *mut usize;
pub const TIMER1_TAV_R: *mut usize = 0x40031050 as *mut usize;
pub const TIMER1_TBV_R: *mut usize = 0x40031054 as *mut usize;
pub const TIMER1_RTCPD_R: *mut usize = 0x40031058 as *mut usize;
pub const TIMER1_TAPS_R: *mut usize = 0x4003105C as *mut usize;
pub const TIMER1_TBPS_R: *mut usize = 0x40031060 as *mut usize;
pub const TIMER1_TAPV_R: *mut usize = 0x40031064 as *mut usize;
pub const TIMER1_TBPV_R: *mut usize = 0x40031068 as *mut usize;
pub const TIMER1_PP_R: *mut usize = 0x40031FC0 as *mut usize;
pub const TIMER2_CFG_R: *mut usize = 0x40032000 as *mut usize;
pub const TIMER2_TAMR_R: *mut usize = 0x40032004 as *mut usize;
pub const TIMER2_TBMR_R: *mut usize = 0x40032008 as *mut usize;
pub const TIMER2_CTL_R: *mut usize = 0x4003200C as *mut usize;
pub const TIMER2_SYNC_R: *mut usize = 0x40032010 as *mut usize;
pub const TIMER2_IMR_R: *mut usize = 0x40032018 as *mut usize;
pub const TIMER2_RIS_R: *mut usize = 0x4003201C as *mut usize;
pub const TIMER2_MIS_R: *mut usize = 0x40032020 as *mut usize;
pub const TIMER2_ICR_R: *mut usize = 0x40032024 as *mut usize;
pub const TIMER2_TAILR_R: *mut usize = 0x40032028 as *mut usize;
pub const TIMER2_TBILR_R: *mut usize = 0x4003202C as *mut usize;
pub const TIMER2_TAMATCHR_R: *mut usize = 0x40032030 as *mut usize;
pub const TIMER2_TBMATCHR_R: *mut usize = 0x40032034 as *mut usize;
pub const TIMER2_TAPR_R: *mut usize = 0x40032038 as *mut usize;
pub const TIMER2_TBPR_R: *mut usize = 0x4003203C as *mut usize;
pub const TIMER2_TAPMR_R: *mut usize = 0x40032040 as *mut usize;
pub const TIMER2_TBPMR_R: *mut usize = 0x40032044 as *mut usize;
pub const TIMER2_TAR_R: *mut usize = 0x40032048 as *mut usize;
pub const TIMER2_TBR_R: *mut usize = 0x4003204C as *mut usize;
pub const TIMER2_TAV_R: *mut usize = 0x40032050 as *mut usize;
pub const TIMER2_TBV_R: *mut usize = 0x40032054 as *mut usize;
pub const TIMER2_RTCPD_R: *mut usize = 0x40032058 as *mut usize;
pub const TIMER2_TAPS_R: *mut usize = 0x4003205C as *mut usize;
pub const TIMER2_TBPS_R: *mut usize = 0x40032060 as *mut usize;
pub const TIMER2_TAPV_R: *mut usize = 0x40032064 as *mut usize;
pub const TIMER2_TBPV_R: *mut usize = 0x40032068 as *mut usize;
pub const TIMER2_PP_R: *mut usize = 0x40032FC0 as *mut usize;
pub const TIMER3_CFG_R: *mut usize = 0x40033000 as *mut usize;
pub const TIMER3_TAMR_R: *mut usize = 0x40033004 as *mut usize;
pub const TIMER3_TBMR_R: *mut usize = 0x40033008 as *mut usize;
pub const TIMER3_CTL_R: *mut usize = 0x4003300C as *mut usize;
pub const TIMER3_SYNC_R: *mut usize = 0x40033010 as *mut usize;
pub const TIMER3_IMR_R: *mut usize = 0x40033018 as *mut usize;
pub const TIMER3_RIS_R: *mut usize = 0x4003301C as *mut usize;
pub const TIMER3_MIS_R: *mut usize = 0x40033020 as *mut usize;
pub const TIMER3_ICR_R: *mut usize = 0x40033024 as *mut usize;
pub const TIMER3_TAILR_R: *mut usize = 0x40033028 as *mut usize;
pub const TIMER3_TBILR_R: *mut usize = 0x4003302C as *mut usize;
pub const TIMER3_TAMATCHR_R: *mut usize = 0x40033030 as *mut usize;
pub const TIMER3_TBMATCHR_R: *mut usize = 0x40033034 as *mut usize;
pub const TIMER3_TAPR_R: *mut usize = 0x40033038 as *mut usize;
pub const TIMER3_TBPR_R: *mut usize = 0x4003303C as *mut usize;
pub const TIMER3_TAPMR_R: *mut usize = 0x40033040 as *mut usize;
pub const TIMER3_TBPMR_R: *mut usize = 0x40033044 as *mut usize;
pub const TIMER3_TAR_R: *mut usize = 0x40033048 as *mut usize;
pub const TIMER3_TBR_R: *mut usize = 0x4003304C as *mut usize;
pub const TIMER3_TAV_R: *mut usize = 0x40033050 as *mut usize;
pub const TIMER3_TBV_R: *mut usize = 0x40033054 as *mut usize;
pub const TIMER3_RTCPD_R: *mut usize = 0x40033058 as *mut usize;
pub const TIMER3_TAPS_R: *mut usize = 0x4003305C as *mut usize;
pub const TIMER3_TBPS_R: *mut usize = 0x40033060 as *mut usize;
pub const TIMER3_TAPV_R: *mut usize = 0x40033064 as *mut usize;
pub const TIMER3_TBPV_R: *mut usize = 0x40033068 as *mut usize;
pub const TIMER3_PP_R: *mut usize = 0x40033FC0 as *mut usize;
pub const TIMER4_CFG_R: *mut usize = 0x40034000 as *mut usize;
pub const TIMER4_TAMR_R: *mut usize = 0x40034004 as *mut usize;
pub const TIMER4_TBMR_R: *mut usize = 0x40034008 as *mut usize;
pub const TIMER4_CTL_R: *mut usize = 0x4003400C as *mut usize;
pub const TIMER4_SYNC_R: *mut usize = 0x40034010 as *mut usize;
pub const TIMER4_IMR_R: *mut usize = 0x40034018 as *mut usize;
pub const TIMER4_RIS_R: *mut usize = 0x4003401C as *mut usize;
pub const TIMER4_MIS_R: *mut usize = 0x40034020 as *mut usize;
pub const TIMER4_ICR_R: *mut usize = 0x40034024 as *mut usize;
pub const TIMER4_TAILR_R: *mut usize = 0x40034028 as *mut usize;
pub const TIMER4_TBILR_R: *mut usize = 0x4003402C as *mut usize;
pub const TIMER4_TAMATCHR_R: *mut usize = 0x40034030 as *mut usize;
pub const TIMER4_TBMATCHR_R: *mut usize = 0x40034034 as *mut usize;
pub const TIMER4_TAPR_R: *mut usize = 0x40034038 as *mut usize;
pub const TIMER4_TBPR_R: *mut usize = 0x4003403C as *mut usize;
pub const TIMER4_TAPMR_R: *mut usize = 0x40034040 as *mut usize;
pub const TIMER4_TBPMR_R: *mut usize = 0x40034044 as *mut usize;
pub const TIMER4_TAR_R: *mut usize = 0x40034048 as *mut usize;
pub const TIMER4_TBR_R: *mut usize = 0x4003404C as *mut usize;
pub const TIMER4_TAV_R: *mut usize = 0x40034050 as *mut usize;
pub const TIMER4_TBV_R: *mut usize = 0x40034054 as *mut usize;
pub const TIMER4_RTCPD_R: *mut usize = 0x40034058 as *mut usize;
pub const TIMER4_TAPS_R: *mut usize = 0x4003405C as *mut usize;
pub const TIMER4_TBPS_R: *mut usize = 0x40034060 as *mut usize;
pub const TIMER4_TAPV_R: *mut usize = 0x40034064 as *mut usize;
pub const TIMER4_TBPV_R: *mut usize = 0x40034068 as *mut usize;
pub const TIMER4_PP_R: *mut usize = 0x40034FC0 as *mut usize;
pub const TIMER5_CFG_R: *mut usize = 0x40035000 as *mut usize;
pub const TIMER5_TAMR_R: *mut usize = 0x40035004 as *mut usize;
pub const TIMER5_TBMR_R: *mut usize = 0x40035008 as *mut usize;
pub const TIMER5_CTL_R: *mut usize = 0x4003500C as *mut usize;
pub const TIMER5_SYNC_R: *mut usize = 0x40035010 as *mut usize;
pub const TIMER5_IMR_R: *mut usize = 0x40035018 as *mut usize;
pub const TIMER5_RIS_R: *mut usize = 0x4003501C as *mut usize;
pub const TIMER5_MIS_R: *mut usize = 0x40035020 as *mut usize;
pub const TIMER5_ICR_R: *mut usize = 0x40035024 as *mut usize;
pub const TIMER5_TAILR_R: *mut usize = 0x40035028 as *mut usize;
pub const TIMER5_TBILR_R: *mut usize = 0x4003502C as *mut usize;
pub const TIMER5_TAMATCHR_R: *mut usize = 0x40035030 as *mut usize;
pub const TIMER5_TBMATCHR_R: *mut usize = 0x40035034 as *mut usize;
pub const TIMER5_TAPR_R: *mut usize = 0x40035038 as *mut usize;
pub const TIMER5_TBPR_R: *mut usize = 0x4003503C as *mut usize;
pub const TIMER5_TAPMR_R: *mut usize = 0x40035040 as *mut usize;
pub const TIMER5_TBPMR_R: *mut usize = 0x40035044 as *mut usize;
pub const TIMER5_TAR_R: *mut usize = 0x40035048 as *mut usize;
pub const TIMER5_TBR_R: *mut usize = 0x4003504C as *mut usize;
pub const TIMER5_TAV_R: *mut usize = 0x40035050 as *mut usize;
pub const TIMER5_TBV_R: *mut usize = 0x40035054 as *mut usize;
pub const TIMER5_RTCPD_R: *mut usize = 0x40035058 as *mut usize;
pub const TIMER5_TAPS_R: *mut usize = 0x4003505C as *mut usize;
pub const TIMER5_TBPS_R: *mut usize = 0x40035060 as *mut usize;
pub const TIMER5_TAPV_R: *mut usize = 0x40035064 as *mut usize;
pub const TIMER5_TBPV_R: *mut usize = 0x40035068 as *mut usize;
pub const TIMER5_PP_R: *mut usize = 0x40035FC0 as *mut usize;
pub const WTIMER0_CFG_R: *mut usize = 0x40036000 as *mut usize;
pub const WTIMER0_TAMR_R: *mut usize = 0x40036004 as *mut usize;
pub const WTIMER0_TBMR_R: *mut usize = 0x40036008 as *mut usize;
pub const WTIMER0_CTL_R: *mut usize = 0x4003600C as *mut usize;
pub const WTIMER0_SYNC_R: *mut usize = 0x40036010 as *mut usize;
pub const WTIMER0_IMR_R: *mut usize = 0x40036018 as *mut usize;
pub const WTIMER0_RIS_R: *mut usize = 0x4003601C as *mut usize;
pub const WTIMER0_MIS_R: *mut usize = 0x40036020 as *mut usize;
pub const WTIMER0_ICR_R: *mut usize = 0x40036024 as *mut usize;
pub const WTIMER0_TAILR_R: *mut usize = 0x40036028 as *mut usize;
pub const WTIMER0_TBILR_R: *mut usize = 0x4003602C as *mut usize;
pub const WTIMER0_TAMATCHR_R: *mut usize = 0x40036030 as *mut usize;
pub const WTIMER0_TBMATCHR_R: *mut usize = 0x40036034 as *mut usize;
pub const WTIMER0_TAPR_R: *mut usize = 0x40036038 as *mut usize;
pub const WTIMER0_TBPR_R: *mut usize = 0x4003603C as *mut usize;
pub const WTIMER0_TAPMR_R: *mut usize = 0x40036040 as *mut usize;
pub const WTIMER0_TBPMR_R: *mut usize = 0x40036044 as *mut usize;
pub const WTIMER0_TAR_R: *mut usize = 0x40036048 as *mut usize;
pub const WTIMER0_TBR_R: *mut usize = 0x4003604C as *mut usize;
pub const WTIMER0_TAV_R: *mut usize = 0x40036050 as *mut usize;
pub const WTIMER0_TBV_R: *mut usize = 0x40036054 as *mut usize;
pub const WTIMER0_RTCPD_R: *mut usize = 0x40036058 as *mut usize;
pub const WTIMER0_TAPS_R: *mut usize = 0x4003605C as *mut usize;
pub const WTIMER0_TBPS_R: *mut usize = 0x40036060 as *mut usize;
pub const WTIMER0_TAPV_R: *mut usize = 0x40036064 as *mut usize;
pub const WTIMER0_TBPV_R: *mut usize = 0x40036068 as *mut usize;
pub const WTIMER0_PP_R: *mut usize = 0x40036FC0 as *mut usize;
pub const WTIMER1_CFG_R: *mut usize = 0x40037000 as *mut usize;
pub const WTIMER1_TAMR_R: *mut usize = 0x40037004 as *mut usize;
pub const WTIMER1_TBMR_R: *mut usize = 0x40037008 as *mut usize;
pub const WTIMER1_CTL_R: *mut usize = 0x4003700C as *mut usize;
pub const WTIMER1_SYNC_R: *mut usize = 0x40037010 as *mut usize;
pub const WTIMER1_IMR_R: *mut usize = 0x40037018 as *mut usize;
pub const WTIMER1_RIS_R: *mut usize = 0x4003701C as *mut usize;
pub const WTIMER1_MIS_R: *mut usize = 0x40037020 as *mut usize;
pub const WTIMER1_ICR_R: *mut usize = 0x40037024 as *mut usize;
pub const WTIMER1_TAILR_R: *mut usize = 0x40037028 as *mut usize;
pub const WTIMER1_TBILR_R: *mut usize = 0x4003702C as *mut usize;
pub const WTIMER1_TAMATCHR_R: *mut usize = 0x40037030 as *mut usize;
pub const WTIMER1_TBMATCHR_R: *mut usize = 0x40037034 as *mut usize;
pub const WTIMER1_TAPR_R: *mut usize = 0x40037038 as *mut usize;
pub const WTIMER1_TBPR_R: *mut usize = 0x4003703C as *mut usize;
pub const WTIMER1_TAPMR_R: *mut usize = 0x40037040 as *mut usize;
pub const WTIMER1_TBPMR_R: *mut usize = 0x40037044 as *mut usize;
pub const WTIMER1_TAR_R: *mut usize = 0x40037048 as *mut usize;
pub const WTIMER1_TBR_R: *mut usize = 0x4003704C as *mut usize;
pub const WTIMER1_TAV_R: *mut usize = 0x40037050 as *mut usize;
pub const WTIMER1_TBV_R: *mut usize = 0x40037054 as *mut usize;
pub const WTIMER1_RTCPD_R: *mut usize = 0x40037058 as *mut usize;
pub const WTIMER1_TAPS_R: *mut usize = 0x4003705C as *mut usize;
pub const WTIMER1_TBPS_R: *mut usize = 0x40037060 as *mut usize;
pub const WTIMER1_TAPV_R: *mut usize = 0x40037064 as *mut usize;
pub const WTIMER1_TBPV_R: *mut usize = 0x40037068 as *mut usize;
pub const WTIMER1_PP_R: *mut usize = 0x40037FC0 as *mut usize;
pub const ADC0_ACTSS_R: *mut usize = 0x40038000 as *mut usize;
pub const ADC0_RIS_R: *mut usize = 0x40038004 as *mut usize;
pub const ADC0_IM_R: *mut usize = 0x40038008 as *mut usize;
pub const ADC0_ISC_R: *mut usize = 0x4003800C as *mut usize;
pub const ADC0_OSTAT_R: *mut usize = 0x40038010 as *mut usize;
pub const ADC0_EMUX_R: *mut usize = 0x40038014 as *mut usize;
pub const ADC0_USTAT_R: *mut usize = 0x40038018 as *mut usize;
pub const ADC0_SSPRI_R: *mut usize = 0x40038020 as *mut usize;
pub const ADC0_SPC_R: *mut usize = 0x40038024 as *mut usize;
pub const ADC0_PSSI_R: *mut usize = 0x40038028 as *mut usize;
pub const ADC0_SAC_R: *mut usize = 0x40038030 as *mut usize;
pub const ADC0_DCISC_R: *mut usize = 0x40038034 as *mut usize;
pub const ADC0_SSMUX0_R: *mut usize = 0x40038040 as *mut usize;
pub const ADC0_SSCTL0_R: *mut usize = 0x40038044 as *mut usize;
pub const ADC0_SSFIFO0_R: *mut usize = 0x40038048 as *mut usize;
pub const ADC0_SSFSTAT0_R: *mut usize = 0x4003804C as *mut usize;
pub const ADC0_SSOP0_R: *mut usize = 0x40038050 as *mut usize;
pub const ADC0_SSDC0_R: *mut usize = 0x40038054 as *mut usize;
pub const ADC0_SSMUX1_R: *mut usize = 0x40038060 as *mut usize;
pub const ADC0_SSCTL1_R: *mut usize = 0x40038064 as *mut usize;
pub const ADC0_SSFIFO1_R: *mut usize = 0x40038068 as *mut usize;
pub const ADC0_SSFSTAT1_R: *mut usize = 0x4003806C as *mut usize;
pub const ADC0_SSOP1_R: *mut usize = 0x40038070 as *mut usize;
pub const ADC0_SSDC1_R: *mut usize = 0x40038074 as *mut usize;
pub const ADC0_SSMUX2_R: *mut usize = 0x40038080 as *mut usize;
pub const ADC0_SSCTL2_R: *mut usize = 0x40038084 as *mut usize;
pub const ADC0_SSFIFO2_R: *mut usize = 0x40038088 as *mut usize;
pub const ADC0_SSFSTAT2_R: *mut usize = 0x4003808C as *mut usize;
pub const ADC0_SSOP2_R: *mut usize = 0x40038090 as *mut usize;
pub const ADC0_SSDC2_R: *mut usize = 0x40038094 as *mut usize;
pub const ADC0_SSMUX3_R: *mut usize = 0x400380A0 as *mut usize;
pub const ADC0_SSCTL3_R: *mut usize = 0x400380A4 as *mut usize;
pub const ADC0_SSFIFO3_R: *mut usize = 0x400380A8 as *mut usize;
pub const ADC0_SSFSTAT3_R: *mut usize = 0x400380AC as *mut usize;
pub const ADC0_SSOP3_R: *mut usize = 0x400380B0 as *mut usize;
pub const ADC0_SSDC3_R: *mut usize = 0x400380B4 as *mut usize;
pub const ADC0_DCRIC_R: *mut usize = 0x40038D00 as *mut usize;
pub const ADC0_DCCTL0_R: *mut usize = 0x40038E00 as *mut usize;
pub const ADC0_DCCTL1_R: *mut usize = 0x40038E04 as *mut usize;
pub const ADC0_DCCTL2_R: *mut usize = 0x40038E08 as *mut usize;
pub const ADC0_DCCTL3_R: *mut usize = 0x40038E0C as *mut usize;
pub const ADC0_DCCTL4_R: *mut usize = 0x40038E10 as *mut usize;
pub const ADC0_DCCTL5_R: *mut usize = 0x40038E14 as *mut usize;
pub const ADC0_DCCTL6_R: *mut usize = 0x40038E18 as *mut usize;
pub const ADC0_DCCTL7_R: *mut usize = 0x40038E1C as *mut usize;
pub const ADC0_DCCMP0_R: *mut usize = 0x40038E40 as *mut usize;
pub const ADC0_DCCMP1_R: *mut usize = 0x40038E44 as *mut usize;
pub const ADC0_DCCMP2_R: *mut usize = 0x40038E48 as *mut usize;
pub const ADC0_DCCMP3_R: *mut usize = 0x40038E4C as *mut usize;
pub const ADC0_DCCMP4_R: *mut usize = 0x40038E50 as *mut usize;
pub const ADC0_DCCMP5_R: *mut usize = 0x40038E54 as *mut usize;
pub const ADC0_DCCMP6_R: *mut usize = 0x40038E58 as *mut usize;
pub const ADC0_DCCMP7_R: *mut usize = 0x40038E5C as *mut usize;
pub const ADC0_PP_R: *mut usize = 0x40038FC0 as *mut usize;
pub const ADC0_PC_R: *mut usize = 0x40038FC4 as *mut usize;
pub const ADC0_CC_R: *mut usize = 0x40038FC8 as *mut usize;
pub const ADC1_ACTSS_R: *mut usize = 0x40039000 as *mut usize;
pub const ADC1_RIS_R: *mut usize = 0x40039004 as *mut usize;
pub const ADC1_IM_R: *mut usize = 0x40039008 as *mut usize;
pub const ADC1_ISC_R: *mut usize = 0x4003900C as *mut usize;
pub const ADC1_OSTAT_R: *mut usize = 0x40039010 as *mut usize;
pub const ADC1_EMUX_R: *mut usize = 0x40039014 as *mut usize;
pub const ADC1_USTAT_R: *mut usize = 0x40039018 as *mut usize;
pub const ADC1_SSPRI_R: *mut usize = 0x40039020 as *mut usize;
pub const ADC1_SPC_R: *mut usize = 0x40039024 as *mut usize;
pub const ADC1_PSSI_R: *mut usize = 0x40039028 as *mut usize;
pub const ADC1_SAC_R: *mut usize = 0x40039030 as *mut usize;
pub const ADC1_DCISC_R: *mut usize = 0x40039034 as *mut usize;
pub const ADC1_SSMUX0_R: *mut usize = 0x40039040 as *mut usize;
pub const ADC1_SSCTL0_R: *mut usize = 0x40039044 as *mut usize;
pub const ADC1_SSFIFO0_R: *mut usize = 0x40039048 as *mut usize;
pub const ADC1_SSFSTAT0_R: *mut usize = 0x4003904C as *mut usize;
pub const ADC1_SSOP0_R: *mut usize = 0x40039050 as *mut usize;
pub const ADC1_SSDC0_R: *mut usize = 0x40039054 as *mut usize;
pub const ADC1_SSMUX1_R: *mut usize = 0x40039060 as *mut usize;
pub const ADC1_SSCTL1_R: *mut usize = 0x40039064 as *mut usize;
pub const ADC1_SSFIFO1_R: *mut usize = 0x40039068 as *mut usize;
pub const ADC1_SSFSTAT1_R: *mut usize = 0x4003906C as *mut usize;
pub const ADC1_SSOP1_R: *mut usize = 0x40039070 as *mut usize;
pub const ADC1_SSDC1_R: *mut usize = 0x40039074 as *mut usize;
pub const ADC1_SSMUX2_R: *mut usize = 0x40039080 as *mut usize;
pub const ADC1_SSCTL2_R: *mut usize = 0x40039084 as *mut usize;
pub const ADC1_SSFIFO2_R: *mut usize = 0x40039088 as *mut usize;
pub const ADC1_SSFSTAT2_R: *mut usize = 0x4003908C as *mut usize;
pub const ADC1_SSOP2_R: *mut usize = 0x40039090 as *mut usize;
pub const ADC1_SSDC2_R: *mut usize = 0x40039094 as *mut usize;
pub const ADC1_SSMUX3_R: *mut usize = 0x400390A0 as *mut usize;
pub const ADC1_SSCTL3_R: *mut usize = 0x400390A4 as *mut usize;
pub const ADC1_SSFIFO3_R: *mut usize = 0x400390A8 as *mut usize;
pub const ADC1_SSFSTAT3_R: *mut usize = 0x400390AC as *mut usize;
pub const ADC1_SSOP3_R: *mut usize = 0x400390B0 as *mut usize;
pub const ADC1_SSDC3_R: *mut usize = 0x400390B4 as *mut usize;
pub const ADC1_DCRIC_R: *mut usize = 0x40039D00 as *mut usize;
pub const ADC1_DCCTL0_R: *mut usize = 0x40039E00 as *mut usize;
pub const ADC1_DCCTL1_R: *mut usize = 0x40039E04 as *mut usize;
pub const ADC1_DCCTL2_R: *mut usize = 0x40039E08 as *mut usize;
pub const ADC1_DCCTL3_R: *mut usize = 0x40039E0C as *mut usize;
pub const ADC1_DCCTL4_R: *mut usize = 0x40039E10 as *mut usize;
pub const ADC1_DCCTL5_R: *mut usize = 0x40039E14 as *mut usize;
pub const ADC1_DCCTL6_R: *mut usize = 0x40039E18 as *mut usize;
pub const ADC1_DCCTL7_R: *mut usize = 0x40039E1C as *mut usize;
pub const ADC1_DCCMP0_R: *mut usize = 0x40039E40 as *mut usize;
pub const ADC1_DCCMP1_R: *mut usize = 0x40039E44 as *mut usize;
pub const ADC1_DCCMP2_R: *mut usize = 0x40039E48 as *mut usize;
pub const ADC1_DCCMP3_R: *mut usize = 0x40039E4C as *mut usize;
pub const ADC1_DCCMP4_R: *mut usize = 0x40039E50 as *mut usize;
pub const ADC1_DCCMP5_R: *mut usize = 0x40039E54 as *mut usize;
pub const ADC1_DCCMP6_R: *mut usize = 0x40039E58 as *mut usize;
pub const ADC1_DCCMP7_R: *mut usize = 0x40039E5C as *mut usize;
pub const ADC1_PP_R: *mut usize = 0x40039FC0 as *mut usize;
pub const ADC1_PC_R: *mut usize = 0x40039FC4 as *mut usize;
pub const ADC1_CC_R: *mut usize = 0x40039FC8 as *mut usize;
pub const COMP_ACMIS_R: *mut usize = 0x4003C000 as *mut usize;
pub const COMP_ACRIS_R: *mut usize = 0x4003C004 as *mut usize;
pub const COMP_ACINTEN_R: *mut usize = 0x4003C008 as *mut usize;
pub const COMP_ACREFCTL_R: *mut usize = 0x4003C010 as *mut usize;
pub const COMP_ACSTAT0_R: *mut usize = 0x4003C020 as *mut usize;
pub const COMP_ACCTL0_R: *mut usize = 0x4003C024 as *mut usize;
pub const COMP_ACSTAT1_R: *mut usize = 0x4003C040 as *mut usize;
pub const COMP_ACCTL1_R: *mut usize = 0x4003C044 as *mut usize;
pub const COMP_PP_R: *mut usize = 0x4003CFC0 as *mut usize;
pub const CAN0_CTL_R: *mut usize = 0x40040000 as *mut usize;
pub const CAN0_STS_R: *mut usize = 0x40040004 as *mut usize;
pub const CAN0_ERR_R: *mut usize = 0x40040008 as *mut usize;
pub const CAN0_BIT_R: *mut usize = 0x4004000C as *mut usize;
pub const CAN0_INT_R: *mut usize = 0x40040010 as *mut usize;
pub const CAN0_TST_R: *mut usize = 0x40040014 as *mut usize;
pub const CAN0_BRPE_R: *mut usize = 0x40040018 as *mut usize;
pub const CAN0_IF1CRQ_R: *mut usize = 0x40040020 as *mut usize;
pub const CAN0_IF1CMSK_R: *mut usize = 0x40040024 as *mut usize;
pub const CAN0_IF1MSK1_R: *mut usize = 0x40040028 as *mut usize;
pub const CAN0_IF1MSK2_R: *mut usize = 0x4004002C as *mut usize;
pub const CAN0_IF1ARB1_R: *mut usize = 0x40040030 as *mut usize;
pub const CAN0_IF1ARB2_R: *mut usize = 0x40040034 as *mut usize;
pub const CAN0_IF1MCTL_R: *mut usize = 0x40040038 as *mut usize;
pub const CAN0_IF1DA1_R: *mut usize = 0x4004003C as *mut usize;
pub const CAN0_IF1DA2_R: *mut usize = 0x40040040 as *mut usize;
pub const CAN0_IF1DB1_R: *mut usize = 0x40040044 as *mut usize;
pub const CAN0_IF1DB2_R: *mut usize = 0x40040048 as *mut usize;
pub const CAN0_IF2CRQ_R: *mut usize = 0x40040080 as *mut usize;
pub const CAN0_IF2CMSK_R: *mut usize = 0x40040084 as *mut usize;
pub const CAN0_IF2MSK1_R: *mut usize = 0x40040088 as *mut usize;
pub const CAN0_IF2MSK2_R: *mut usize = 0x4004008C as *mut usize;
pub const CAN0_IF2ARB1_R: *mut usize = 0x40040090 as *mut usize;
pub const CAN0_IF2ARB2_R: *mut usize = 0x40040094 as *mut usize;
pub const CAN0_IF2MCTL_R: *mut usize = 0x40040098 as *mut usize;
pub const CAN0_IF2DA1_R: *mut usize = 0x4004009C as *mut usize;
pub const CAN0_IF2DA2_R: *mut usize = 0x400400A0 as *mut usize;
pub const CAN0_IF2DB1_R: *mut usize = 0x400400A4 as *mut usize;
pub const CAN0_IF2DB2_R: *mut usize = 0x400400A8 as *mut usize;
pub const CAN0_TXRQ1_R: *mut usize = 0x40040100 as *mut usize;
pub const CAN0_TXRQ2_R: *mut usize = 0x40040104 as *mut usize;
pub const CAN0_NWDA1_R: *mut usize = 0x40040120 as *mut usize;
pub const CAN0_NWDA2_R: *mut usize = 0x40040124 as *mut usize;
pub const CAN0_MSG1INT_R: *mut usize = 0x40040140 as *mut usize;
pub const CAN0_MSG2INT_R: *mut usize = 0x40040144 as *mut usize;
pub const CAN0_MSG1VAL_R: *mut usize = 0x40040160 as *mut usize;
pub const CAN0_MSG2VAL_R: *mut usize = 0x40040164 as *mut usize;
pub const WTIMER2_CFG_R: *mut usize = 0x4004C000 as *mut usize;
pub const WTIMER2_TAMR_R: *mut usize = 0x4004C004 as *mut usize;
pub const WTIMER2_TBMR_R: *mut usize = 0x4004C008 as *mut usize;
pub const WTIMER2_CTL_R: *mut usize = 0x4004C00C as *mut usize;
pub const WTIMER2_SYNC_R: *mut usize = 0x4004C010 as *mut usize;
pub const WTIMER2_IMR_R: *mut usize = 0x4004C018 as *mut usize;
pub const WTIMER2_RIS_R: *mut usize = 0x4004C01C as *mut usize;
pub const WTIMER2_MIS_R: *mut usize = 0x4004C020 as *mut usize;
pub const WTIMER2_ICR_R: *mut usize = 0x4004C024 as *mut usize;
pub const WTIMER2_TAILR_R: *mut usize = 0x4004C028 as *mut usize;
pub const WTIMER2_TBILR_R: *mut usize = 0x4004C02C as *mut usize;
pub const WTIMER2_TAMATCHR_R: *mut usize = 0x4004C030 as *mut usize;
pub const WTIMER2_TBMATCHR_R: *mut usize = 0x4004C034 as *mut usize;
pub const WTIMER2_TAPR_R: *mut usize = 0x4004C038 as *mut usize;
pub const WTIMER2_TBPR_R: *mut usize = 0x4004C03C as *mut usize;
pub const WTIMER2_TAPMR_R: *mut usize = 0x4004C040 as *mut usize;
pub const WTIMER2_TBPMR_R: *mut usize = 0x4004C044 as *mut usize;
pub const WTIMER2_TAR_R: *mut usize = 0x4004C048 as *mut usize;
pub const WTIMER2_TBR_R: *mut usize = 0x4004C04C as *mut usize;
pub const WTIMER2_TAV_R: *mut usize = 0x4004C050 as *mut usize;
pub const WTIMER2_TBV_R: *mut usize = 0x4004C054 as *mut usize;
pub const WTIMER2_RTCPD_R: *mut usize = 0x4004C058 as *mut usize;
pub const WTIMER2_TAPS_R: *mut usize = 0x4004C05C as *mut usize;
pub const WTIMER2_TBPS_R: *mut usize = 0x4004C060 as *mut usize;
pub const WTIMER2_TAPV_R: *mut usize = 0x4004C064 as *mut usize;
pub const WTIMER2_TBPV_R: *mut usize = 0x4004C068 as *mut usize;
pub const WTIMER2_PP_R: *mut usize = 0x4004CFC0 as *mut usize;
pub const WTIMER3_CFG_R: *mut usize = 0x4004D000 as *mut usize;
pub const WTIMER3_TAMR_R: *mut usize = 0x4004D004 as *mut usize;
pub const WTIMER3_TBMR_R: *mut usize = 0x4004D008 as *mut usize;
pub const WTIMER3_CTL_R: *mut usize = 0x4004D00C as *mut usize;
pub const WTIMER3_SYNC_R: *mut usize = 0x4004D010 as *mut usize;
pub const WTIMER3_IMR_R: *mut usize = 0x4004D018 as *mut usize;
pub const WTIMER3_RIS_R: *mut usize = 0x4004D01C as *mut usize;
pub const WTIMER3_MIS_R: *mut usize = 0x4004D020 as *mut usize;
pub const WTIMER3_ICR_R: *mut usize = 0x4004D024 as *mut usize;
pub const WTIMER3_TAILR_R: *mut usize = 0x4004D028 as *mut usize;
pub const WTIMER3_TBILR_R: *mut usize = 0x4004D02C as *mut usize;
pub const WTIMER3_TAMATCHR_R: *mut usize = 0x4004D030 as *mut usize;
pub const WTIMER3_TBMATCHR_R: *mut usize = 0x4004D034 as *mut usize;
pub const WTIMER3_TAPR_R: *mut usize = 0x4004D038 as *mut usize;
pub const WTIMER3_TBPR_R: *mut usize = 0x4004D03C as *mut usize;
pub const WTIMER3_TAPMR_R: *mut usize = 0x4004D040 as *mut usize;
pub const WTIMER3_TBPMR_R: *mut usize = 0x4004D044 as *mut usize;
pub const WTIMER3_TAR_R: *mut usize = 0x4004D048 as *mut usize;
pub const WTIMER3_TBR_R: *mut usize = 0x4004D04C as *mut usize;
pub const WTIMER3_TAV_R: *mut usize = 0x4004D050 as *mut usize;
pub const WTIMER3_TBV_R: *mut usize = 0x4004D054 as *mut usize;
pub const WTIMER3_RTCPD_R: *mut usize = 0x4004D058 as *mut usize;
pub const WTIMER3_TAPS_R: *mut usize = 0x4004D05C as *mut usize;
pub const WTIMER3_TBPS_R: *mut usize = 0x4004D060 as *mut usize;
pub const WTIMER3_TAPV_R: *mut usize = 0x4004D064 as *mut usize;
pub const WTIMER3_TBPV_R: *mut usize = 0x4004D068 as *mut usize;
pub const WTIMER3_PP_R: *mut usize = 0x4004DFC0 as *mut usize;
pub const WTIMER4_CFG_R: *mut usize = 0x4004E000 as *mut usize;
pub const WTIMER4_TAMR_R: *mut usize = 0x4004E004 as *mut usize;
pub const WTIMER4_TBMR_R: *mut usize = 0x4004E008 as *mut usize;
pub const WTIMER4_CTL_R: *mut usize = 0x4004E00C as *mut usize;
pub const WTIMER4_SYNC_R: *mut usize = 0x4004E010 as *mut usize;
pub const WTIMER4_IMR_R: *mut usize = 0x4004E018 as *mut usize;
pub const WTIMER4_RIS_R: *mut usize = 0x4004E01C as *mut usize;
pub const WTIMER4_MIS_R: *mut usize = 0x4004E020 as *mut usize;
pub const WTIMER4_ICR_R: *mut usize = 0x4004E024 as *mut usize;
pub const WTIMER4_TAILR_R: *mut usize = 0x4004E028 as *mut usize;
pub const WTIMER4_TBILR_R: *mut usize = 0x4004E02C as *mut usize;
pub const WTIMER4_TAMATCHR_R: *mut usize = 0x4004E030 as *mut usize;
pub const WTIMER4_TBMATCHR_R: *mut usize = 0x4004E034 as *mut usize;
pub const WTIMER4_TAPR_R: *mut usize = 0x4004E038 as *mut usize;
pub const WTIMER4_TBPR_R: *mut usize = 0x4004E03C as *mut usize;
pub const WTIMER4_TAPMR_R: *mut usize = 0x4004E040 as *mut usize;
pub const WTIMER4_TBPMR_R: *mut usize = 0x4004E044 as *mut usize;
pub const WTIMER4_TAR_R: *mut usize = 0x4004E048 as *mut usize;
pub const WTIMER4_TBR_R: *mut usize = 0x4004E04C as *mut usize;
pub const WTIMER4_TAV_R: *mut usize = 0x4004E050 as *mut usize;
pub const WTIMER4_TBV_R: *mut usize = 0x4004E054 as *mut usize;
pub const WTIMER4_RTCPD_R: *mut usize = 0x4004E058 as *mut usize;
pub const WTIMER4_TAPS_R: *mut usize = 0x4004E05C as *mut usize;
pub const WTIMER4_TBPS_R: *mut usize = 0x4004E060 as *mut usize;
pub const WTIMER4_TAPV_R: *mut usize = 0x4004E064 as *mut usize;
pub const WTIMER4_TBPV_R: *mut usize = 0x4004E068 as *mut usize;
pub const WTIMER4_PP_R: *mut usize = 0x4004EFC0 as *mut usize;
pub const WTIMER5_CFG_R: *mut usize = 0x4004F000 as *mut usize;
pub const WTIMER5_TAMR_R: *mut usize = 0x4004F004 as *mut usize;
pub const WTIMER5_TBMR_R: *mut usize = 0x4004F008 as *mut usize;
pub const WTIMER5_CTL_R: *mut usize = 0x4004F00C as *mut usize;
pub const WTIMER5_SYNC_R: *mut usize = 0x4004F010 as *mut usize;
pub const WTIMER5_IMR_R: *mut usize = 0x4004F018 as *mut usize;
pub const WTIMER5_RIS_R: *mut usize = 0x4004F01C as *mut usize;
pub const WTIMER5_MIS_R: *mut usize = 0x4004F020 as *mut usize;
pub const WTIMER5_ICR_R: *mut usize = 0x4004F024 as *mut usize;
pub const WTIMER5_TAILR_R: *mut usize = 0x4004F028 as *mut usize;
pub const WTIMER5_TBILR_R: *mut usize = 0x4004F02C as *mut usize;
pub const WTIMER5_TAMATCHR_R: *mut usize = 0x4004F030 as *mut usize;
pub const WTIMER5_TBMATCHR_R: *mut usize = 0x4004F034 as *mut usize;
pub const WTIMER5_TAPR_R: *mut usize = 0x4004F038 as *mut usize;
pub const WTIMER5_TBPR_R: *mut usize = 0x4004F03C as *mut usize;
pub const WTIMER5_TAPMR_R: *mut usize = 0x4004F040 as *mut usize;
pub const WTIMER5_TBPMR_R: *mut usize = 0x4004F044 as *mut usize;
pub const WTIMER5_TAR_R: *mut usize = 0x4004F048 as *mut usize;
pub const WTIMER5_TBR_R: *mut usize = 0x4004F04C as *mut usize;
pub const WTIMER5_TAV_R: *mut usize = 0x4004F050 as *mut usize;
pub const WTIMER5_TBV_R: *mut usize = 0x4004F054 as *mut usize;
pub const WTIMER5_RTCPD_R: *mut usize = 0x4004F058 as *mut usize;
pub const WTIMER5_TAPS_R: *mut usize = 0x4004F05C as *mut usize;
pub const WTIMER5_TBPS_R: *mut usize = 0x4004F060 as *mut usize;
pub const WTIMER5_TAPV_R: *mut usize = 0x4004F064 as *mut usize;
pub const WTIMER5_TBPV_R: *mut usize = 0x4004F068 as *mut usize;
pub const WTIMER5_PP_R: *mut usize = 0x4004FFC0 as *mut usize;
pub const USB0_FADDR_R: *mut u8 = 0x40050000 as *mut u8;
pub const USB0_POWER_R: *mut u8 = 0x40050001 as *mut u8;
pub const USB0_TXIS_R: *mut u16 = 0x40050002 as *mut u16;
pub const USB0_RXIS_R: *mut u16 = 0x40050004 as *mut u16;
pub const USB0_TXIE_R: *mut u16 = 0x40050006 as *mut u16;
pub const USB0_RXIE_R: *mut u16 = 0x40050008 as *mut u16;
pub const USB0_IS_R: *mut u8 = 0x4005000A as *mut u8;
pub const USB0_IE_R: *mut u8 = 0x4005000B as *mut u8;
pub const USB0_FRAME_R: *mut u16 = 0x4005000C as *mut u16;
pub const USB0_EPIDX_R: *mut u8 = 0x4005000E as *mut u8;
pub const USB0_TEST_R: *mut u8 = 0x4005000F as *mut u8;
pub const USB0_FIFO0_R: *mut usize = 0x40050020 as *mut usize;
pub const USB0_FIFO1_R: *mut usize = 0x40050024 as *mut usize;
pub const USB0_FIFO2_R: *mut usize = 0x40050028 as *mut usize;
pub const USB0_FIFO3_R: *mut usize = 0x4005002C as *mut usize;
pub const USB0_FIFO4_R: *mut usize = 0x40050030 as *mut usize;
pub const USB0_FIFO5_R: *mut usize = 0x40050034 as *mut usize;
pub const USB0_FIFO6_R: *mut usize = 0x40050038 as *mut usize;
pub const USB0_FIFO7_R: *mut usize = 0x4005003C as *mut usize;
pub const USB0_TXFIFOSZ_R: *mut u8 = 0x40050062 as *mut u8;
pub const USB0_RXFIFOSZ_R: *mut u8 = 0x40050063 as *mut u8;
pub const USB0_TXFIFOADD_R: *mut u16 = 0x40050064 as *mut u16;
pub const USB0_RXFIFOADD_R: *mut u16 = 0x40050066 as *mut u16;
pub const USB0_CONTIM_R: *mut u8 = 0x4005007A as *mut u8;
pub const USB0_FSEOF_R: *mut u8 = 0x4005007D as *mut u8;
pub const USB0_LSEOF_R: *mut u8 = 0x4005007E as *mut u8;
pub const USB0_CSRL0_R: *mut u8 = 0x40050102 as *mut u8;
pub const USB0_CSRH0_R: *mut u8 = 0x40050103 as *mut u8;
pub const USB0_COUNT0_R: *mut u8 = 0x40050108 as *mut u8;
pub const USB0_TXMAXP1_R: *mut u16 = 0x40050110 as *mut u16;
pub const USB0_TXCSRL1_R: *mut u8 = 0x40050112 as *mut u8;
pub const USB0_TXCSRH1_R: *mut u8 = 0x40050113 as *mut u8;
pub const USB0_RXMAXP1_R: *mut u16 = 0x40050114 as *mut u16;
pub const USB0_RXCSRL1_R: *mut u8 = 0x40050116 as *mut u8;
pub const USB0_RXCSRH1_R: *mut u8 = 0x40050117 as *mut u8;
pub const USB0_RXCOUNT1_R: *mut u16 = 0x40050118 as *mut u16;
pub const USB0_TXMAXP2_R: *mut u16 = 0x40050120 as *mut u16;
pub const USB0_TXCSRL2_R: *mut u8 = 0x40050122 as *mut u8;
pub const USB0_TXCSRH2_R: *mut u8 = 0x40050123 as *mut u8;
pub const USB0_RXMAXP2_R: *mut u16 = 0x40050124 as *mut u16;
pub const USB0_RXCSRL2_R: *mut u8 = 0x40050126 as *mut u8;
pub const USB0_RXCSRH2_R: *mut u8 = 0x40050127 as *mut u8;
pub const USB0_RXCOUNT2_R: *mut u16 = 0x40050128 as *mut u16;
pub const USB0_TXMAXP3_R: *mut u16 = 0x40050130 as *mut u16;
pub const USB0_TXCSRL3_R: *mut u8 = 0x40050132 as *mut u8;
pub const USB0_TXCSRH3_R: *mut u8 = 0x40050133 as *mut u8;
pub const USB0_RXMAXP3_R: *mut u16 = 0x40050134 as *mut u16;
pub const USB0_RXCSRL3_R: *mut u8 = 0x40050136 as *mut u8;
pub const USB0_RXCSRH3_R: *mut u8 = 0x40050137 as *mut u8;
pub const USB0_RXCOUNT3_R: *mut u16 = 0x40050138 as *mut u16;
pub const USB0_TXMAXP4_R: *mut u16 = 0x40050140 as *mut u16;
pub const USB0_TXCSRL4_R: *mut u8 = 0x40050142 as *mut u8;
pub const USB0_TXCSRH4_R: *mut u8 = 0x40050143 as *mut u8;
pub const USB0_RXMAXP4_R: *mut u16 = 0x40050144 as *mut u16;
pub const USB0_RXCSRL4_R: *mut u8 = 0x40050146 as *mut u8;
pub const USB0_RXCSRH4_R: *mut u8 = 0x40050147 as *mut u8;
pub const USB0_RXCOUNT4_R: *mut u16 = 0x40050148 as *mut u16;
pub const USB0_TXMAXP5_R: *mut u16 = 0x40050150 as *mut u16;
pub const USB0_TXCSRL5_R: *mut u8 = 0x40050152 as *mut u8;
pub const USB0_TXCSRH5_R: *mut u8 = 0x40050153 as *mut u8;
pub const USB0_RXMAXP5_R: *mut u16 = 0x40050154 as *mut u16;
pub const USB0_RXCSRL5_R: *mut u8 = 0x40050156 as *mut u8;
pub const USB0_RXCSRH5_R: *mut u8 = 0x40050157 as *mut u8;
pub const USB0_RXCOUNT5_R: *mut u16 = 0x40050158 as *mut u16;
pub const USB0_TXMAXP6_R: *mut u16 = 0x40050160 as *mut u16;
pub const USB0_TXCSRL6_R: *mut u8 = 0x40050162 as *mut u8;
pub const USB0_TXCSRH6_R: *mut u8 = 0x40050163 as *mut u8;
pub const USB0_RXMAXP6_R: *mut u16 = 0x40050164 as *mut u16;
pub const USB0_RXCSRL6_R: *mut u8 = 0x40050166 as *mut u8;
pub const USB0_RXCSRH6_R: *mut u8 = 0x40050167 as *mut u8;
pub const USB0_RXCOUNT6_R: *mut u16 = 0x40050168 as *mut u16;
pub const USB0_TXMAXP7_R: *mut u16 = 0x40050170 as *mut u16;
pub const USB0_TXCSRL7_R: *mut u8 = 0x40050172 as *mut u8;
pub const USB0_TXCSRH7_R: *mut u8 = 0x40050173 as *mut u8;
pub const USB0_RXMAXP7_R: *mut u16 = 0x40050174 as *mut u16;
pub const USB0_RXCSRL7_R: *mut u8 = 0x40050176 as *mut u8;
pub const USB0_RXCSRH7_R: *mut u8 = 0x40050177 as *mut u8;
pub const USB0_RXCOUNT7_R: *mut u16 = 0x40050178 as *mut u16;
pub const USB0_RXDPKTBUFDIS_R: *mut u16 = 0x40050340 as *mut u16;
pub const USB0_TXDPKTBUFDIS_R: *mut u16 = 0x40050342 as *mut u16;
pub const USB0_DRRIS_R: *mut usize = 0x40050410 as *mut usize;
pub const USB0_DRIM_R: *mut usize = 0x40050414 as *mut usize;
pub const USB0_DRISC_R: *mut usize = 0x40050418 as *mut usize;
pub const USB0_DMASEL_R: *mut usize = 0x40050450 as *mut usize;
pub const USB0_PP_R: *mut usize = 0x40050FC0 as *mut usize;
pub const GPIO_PORTA_AHB_DATA_BITS_R: *mut usize = 0x40058000 as *mut usize;
pub const GPIO_PORTA_AHB_DATA_R: *mut usize = 0x400583FC as *mut usize;
pub const GPIO_PORTA_AHB_DIR_R: *mut usize = 0x40058400 as *mut usize;
pub const GPIO_PORTA_AHB_IS_R: *mut usize = 0x40058404 as *mut usize;
pub const GPIO_PORTA_AHB_IBE_R: *mut usize = 0x40058408 as *mut usize;
pub const GPIO_PORTA_AHB_IEV_R: *mut usize = 0x4005840C as *mut usize;
pub const GPIO_PORTA_AHB_IM_R: *mut usize = 0x40058410 as *mut usize;
pub const GPIO_PORTA_AHB_RIS_R: *mut usize = 0x40058414 as *mut usize;
pub const GPIO_PORTA_AHB_MIS_R: *mut usize = 0x40058418 as *mut usize;
pub const GPIO_PORTA_AHB_ICR_R: *mut usize = 0x4005841C as *mut usize;
pub const GPIO_PORTA_AHB_AFSEL_R: *mut usize = 0x40058420 as *mut usize;
pub const GPIO_PORTA_AHB_DR2R_R: *mut usize = 0x40058500 as *mut usize;
pub const GPIO_PORTA_AHB_DR4R_R: *mut usize = 0x40058504 as *mut usize;
pub const GPIO_PORTA_AHB_DR8R_R: *mut usize = 0x40058508 as *mut usize;
pub const GPIO_PORTA_AHB_ODR_R: *mut usize = 0x4005850C as *mut usize;
pub const GPIO_PORTA_AHB_PUR_R: *mut usize = 0x40058510 as *mut usize;
pub const GPIO_PORTA_AHB_PDR_R: *mut usize = 0x40058514 as *mut usize;
pub const GPIO_PORTA_AHB_SLR_R: *mut usize = 0x40058518 as *mut usize;
pub const GPIO_PORTA_AHB_DEN_R: *mut usize = 0x4005851C as *mut usize;
pub const GPIO_PORTA_AHB_LOCK_R: *mut usize = 0x40058520 as *mut usize;
pub const GPIO_PORTA_AHB_CR_R: *mut usize = 0x40058524 as *mut usize;
pub const GPIO_PORTA_AHB_AMSEL_R: *mut usize = 0x40058528 as *mut usize;
pub const GPIO_PORTA_AHB_PCTL_R: *mut usize = 0x4005852C as *mut usize;
pub const GPIO_PORTA_AHB_ADCCTL_R: *mut usize = 0x40058530 as *mut usize;
pub const GPIO_PORTA_AHB_DMACTL_R: *mut usize = 0x40058534 as *mut usize;
pub const GPIO_PORTA_AHB_SI_R: *mut usize = 0x40058538 as *mut usize;
pub const GPIO_PORTB_AHB_DATA_BITS_R: *mut usize = 0x40059000 as *mut usize;
pub const GPIO_PORTB_AHB_DATA_R: *mut usize = 0x400593FC as *mut usize;
pub const GPIO_PORTB_AHB_DIR_R: *mut usize = 0x40059400 as *mut usize;
pub const GPIO_PORTB_AHB_IS_R: *mut usize = 0x40059404 as *mut usize;
pub const GPIO_PORTB_AHB_IBE_R: *mut usize = 0x40059408 as *mut usize;
pub const GPIO_PORTB_AHB_IEV_R: *mut usize = 0x4005940C as *mut usize;
pub const GPIO_PORTB_AHB_IM_R: *mut usize = 0x40059410 as *mut usize;
pub const GPIO_PORTB_AHB_RIS_R: *mut usize = 0x40059414 as *mut usize;
pub const GPIO_PORTB_AHB_MIS_R: *mut usize = 0x40059418 as *mut usize;
pub const GPIO_PORTB_AHB_ICR_R: *mut usize = 0x4005941C as *mut usize;
pub const GPIO_PORTB_AHB_AFSEL_R: *mut usize = 0x40059420 as *mut usize;
pub const GPIO_PORTB_AHB_DR2R_R: *mut usize = 0x40059500 as *mut usize;
pub const GPIO_PORTB_AHB_DR4R_R: *mut usize = 0x40059504 as *mut usize;
pub const GPIO_PORTB_AHB_DR8R_R: *mut usize = 0x40059508 as *mut usize;
pub const GPIO_PORTB_AHB_ODR_R: *mut usize = 0x4005950C as *mut usize;
pub const GPIO_PORTB_AHB_PUR_R: *mut usize = 0x40059510 as *mut usize;
pub const GPIO_PORTB_AHB_PDR_R: *mut usize = 0x40059514 as *mut usize;
pub const GPIO_PORTB_AHB_SLR_R: *mut usize = 0x40059518 as *mut usize;
pub const GPIO_PORTB_AHB_DEN_R: *mut usize = 0x4005951C as *mut usize;
pub const GPIO_PORTB_AHB_LOCK_R: *mut usize = 0x40059520 as *mut usize;
pub const GPIO_PORTB_AHB_CR_R: *mut usize = 0x40059524 as *mut usize;
pub const GPIO_PORTB_AHB_AMSEL_R: *mut usize = 0x40059528 as *mut usize;
pub const GPIO_PORTB_AHB_PCTL_R: *mut usize = 0x4005952C as *mut usize;
pub const GPIO_PORTB_AHB_ADCCTL_R: *mut usize = 0x40059530 as *mut usize;
pub const GPIO_PORTB_AHB_DMACTL_R: *mut usize = 0x40059534 as *mut usize;
pub const GPIO_PORTB_AHB_SI_R: *mut usize = 0x40059538 as *mut usize;
pub const GPIO_PORTC_AHB_DATA_BITS_R: *mut usize = 0x4005A000 as *mut usize;
pub const GPIO_PORTC_AHB_DATA_R: *mut usize = 0x4005A3FC as *mut usize;
pub const GPIO_PORTC_AHB_DIR_R: *mut usize = 0x4005A400 as *mut usize;
pub const GPIO_PORTC_AHB_IS_R: *mut usize = 0x4005A404 as *mut usize;
pub const GPIO_PORTC_AHB_IBE_R: *mut usize = 0x4005A408 as *mut usize;
pub const GPIO_PORTC_AHB_IEV_R: *mut usize = 0x4005A40C as *mut usize;
pub const GPIO_PORTC_AHB_IM_R: *mut usize = 0x4005A410 as *mut usize;
pub const GPIO_PORTC_AHB_RIS_R: *mut usize = 0x4005A414 as *mut usize;
pub const GPIO_PORTC_AHB_MIS_R: *mut usize = 0x4005A418 as *mut usize;
pub const GPIO_PORTC_AHB_ICR_R: *mut usize = 0x4005A41C as *mut usize;
pub const GPIO_PORTC_AHB_AFSEL_R: *mut usize = 0x4005A420 as *mut usize;
pub const GPIO_PORTC_AHB_DR2R_R: *mut usize = 0x4005A500 as *mut usize;
pub const GPIO_PORTC_AHB_DR4R_R: *mut usize = 0x4005A504 as *mut usize;
pub const GPIO_PORTC_AHB_DR8R_R: *mut usize = 0x4005A508 as *mut usize;
pub const GPIO_PORTC_AHB_ODR_R: *mut usize = 0x4005A50C as *mut usize;
pub const GPIO_PORTC_AHB_PUR_R: *mut usize = 0x4005A510 as *mut usize;
pub const GPIO_PORTC_AHB_PDR_R: *mut usize = 0x4005A514 as *mut usize;
pub const GPIO_PORTC_AHB_SLR_R: *mut usize = 0x4005A518 as *mut usize;
pub const GPIO_PORTC_AHB_DEN_R: *mut usize = 0x4005A51C as *mut usize;
pub const GPIO_PORTC_AHB_LOCK_R: *mut usize = 0x4005A520 as *mut usize;
pub const GPIO_PORTC_AHB_CR_R: *mut usize = 0x4005A524 as *mut usize;
pub const GPIO_PORTC_AHB_AMSEL_R: *mut usize = 0x4005A528 as *mut usize;
pub const GPIO_PORTC_AHB_PCTL_R: *mut usize = 0x4005A52C as *mut usize;
pub const GPIO_PORTC_AHB_ADCCTL_R: *mut usize = 0x4005A530 as *mut usize;
pub const GPIO_PORTC_AHB_DMACTL_R: *mut usize = 0x4005A534 as *mut usize;
pub const GPIO_PORTC_AHB_SI_R: *mut usize = 0x4005A538 as *mut usize;
pub const GPIO_PORTD_AHB_DATA_BITS_R: *mut usize = 0x4005B000 as *mut usize;
pub const GPIO_PORTD_AHB_DATA_R: *mut usize = 0x4005B3FC as *mut usize;
pub const GPIO_PORTD_AHB_DIR_R: *mut usize = 0x4005B400 as *mut usize;
pub const GPIO_PORTD_AHB_IS_R: *mut usize = 0x4005B404 as *mut usize;
pub const GPIO_PORTD_AHB_IBE_R: *mut usize = 0x4005B408 as *mut usize;
pub const GPIO_PORTD_AHB_IEV_R: *mut usize = 0x4005B40C as *mut usize;
pub const GPIO_PORTD_AHB_IM_R: *mut usize = 0x4005B410 as *mut usize;
pub const GPIO_PORTD_AHB_RIS_R: *mut usize = 0x4005B414 as *mut usize;
pub const GPIO_PORTD_AHB_MIS_R: *mut usize = 0x4005B418 as *mut usize;
pub const GPIO_PORTD_AHB_ICR_R: *mut usize = 0x4005B41C as *mut usize;
pub const GPIO_PORTD_AHB_AFSEL_R: *mut usize = 0x4005B420 as *mut usize;
pub const GPIO_PORTD_AHB_DR2R_R: *mut usize = 0x4005B500 as *mut usize;
pub const GPIO_PORTD_AHB_DR4R_R: *mut usize = 0x4005B504 as *mut usize;
pub const GPIO_PORTD_AHB_DR8R_R: *mut usize = 0x4005B508 as *mut usize;
pub const GPIO_PORTD_AHB_ODR_R: *mut usize = 0x4005B50C as *mut usize;
pub const GPIO_PORTD_AHB_PUR_R: *mut usize = 0x4005B510 as *mut usize;
pub const GPIO_PORTD_AHB_PDR_R: *mut usize = 0x4005B514 as *mut usize;
pub const GPIO_PORTD_AHB_SLR_R: *mut usize = 0x4005B518 as *mut usize;
pub const GPIO_PORTD_AHB_DEN_R: *mut usize = 0x4005B51C as *mut usize;
pub const GPIO_PORTD_AHB_LOCK_R: *mut usize = 0x4005B520 as *mut usize;
pub const GPIO_PORTD_AHB_CR_R: *mut usize = 0x4005B524 as *mut usize;
pub const GPIO_PORTD_AHB_AMSEL_R: *mut usize = 0x4005B528 as *mut usize;
pub const GPIO_PORTD_AHB_PCTL_R: *mut usize = 0x4005B52C as *mut usize;
pub const GPIO_PORTD_AHB_ADCCTL_R: *mut usize = 0x4005B530 as *mut usize;
pub const GPIO_PORTD_AHB_DMACTL_R: *mut usize = 0x4005B534 as *mut usize;
pub const GPIO_PORTD_AHB_SI_R: *mut usize = 0x4005B538 as *mut usize;
pub const GPIO_PORTE_AHB_DATA_BITS_R: *mut usize = 0x4005C000 as *mut usize;
pub const GPIO_PORTE_AHB_DATA_R: *mut usize = 0x4005C3FC as *mut usize;
pub const GPIO_PORTE_AHB_DIR_R: *mut usize = 0x4005C400 as *mut usize;
pub const GPIO_PORTE_AHB_IS_R: *mut usize = 0x4005C404 as *mut usize;
pub const GPIO_PORTE_AHB_IBE_R: *mut usize = 0x4005C408 as *mut usize;
pub const GPIO_PORTE_AHB_IEV_R: *mut usize = 0x4005C40C as *mut usize;
pub const GPIO_PORTE_AHB_IM_R: *mut usize = 0x4005C410 as *mut usize;
pub const GPIO_PORTE_AHB_RIS_R: *mut usize = 0x4005C414 as *mut usize;
pub const GPIO_PORTE_AHB_MIS_R: *mut usize = 0x4005C418 as *mut usize;
pub const GPIO_PORTE_AHB_ICR_R: *mut usize = 0x4005C41C as *mut usize;
pub const GPIO_PORTE_AHB_AFSEL_R: *mut usize = 0x4005C420 as *mut usize;
pub const GPIO_PORTE_AHB_DR2R_R: *mut usize = 0x4005C500 as *mut usize;
pub const GPIO_PORTE_AHB_DR4R_R: *mut usize = 0x4005C504 as *mut usize;
pub const GPIO_PORTE_AHB_DR8R_R: *mut usize = 0x4005C508 as *mut usize;
pub const GPIO_PORTE_AHB_ODR_R: *mut usize = 0x4005C50C as *mut usize;
pub const GPIO_PORTE_AHB_PUR_R: *mut usize = 0x4005C510 as *mut usize;
pub const GPIO_PORTE_AHB_PDR_R: *mut usize = 0x4005C514 as *mut usize;
pub const GPIO_PORTE_AHB_SLR_R: *mut usize = 0x4005C518 as *mut usize;
pub const GPIO_PORTE_AHB_DEN_R: *mut usize = 0x4005C51C as *mut usize;
pub const GPIO_PORTE_AHB_LOCK_R: *mut usize = 0x4005C520 as *mut usize;
pub const GPIO_PORTE_AHB_CR_R: *mut usize = 0x4005C524 as *mut usize;
pub const GPIO_PORTE_AHB_AMSEL_R: *mut usize = 0x4005C528 as *mut usize;
pub const GPIO_PORTE_AHB_PCTL_R: *mut usize = 0x4005C52C as *mut usize;
pub const GPIO_PORTE_AHB_ADCCTL_R: *mut usize = 0x4005C530 as *mut usize;
pub const GPIO_PORTE_AHB_DMACTL_R: *mut usize = 0x4005C534 as *mut usize;
pub const GPIO_PORTE_AHB_SI_R: *mut usize = 0x4005C538 as *mut usize;
pub const GPIO_PORTF_AHB_DATA_BITS_R: *mut usize = 0x4005D000 as *mut usize;
pub const GPIO_PORTF_AHB_DATA_R: *mut usize = 0x4005D3FC as *mut usize;
pub const GPIO_PORTF_AHB_DIR_R: *mut usize = 0x4005D400 as *mut usize;
pub const GPIO_PORTF_AHB_IS_R: *mut usize = 0x4005D404 as *mut usize;
pub const GPIO_PORTF_AHB_IBE_R: *mut usize = 0x4005D408 as *mut usize;
pub const GPIO_PORTF_AHB_IEV_R: *mut usize = 0x4005D40C as *mut usize;
pub const GPIO_PORTF_AHB_IM_R: *mut usize = 0x4005D410 as *mut usize;
pub const GPIO_PORTF_AHB_RIS_R: *mut usize = 0x4005D414 as *mut usize;
pub const GPIO_PORTF_AHB_MIS_R: *mut usize = 0x4005D418 as *mut usize;
pub const GPIO_PORTF_AHB_ICR_R: *mut usize = 0x4005D41C as *mut usize;
pub const GPIO_PORTF_AHB_AFSEL_R: *mut usize = 0x4005D420 as *mut usize;
pub const GPIO_PORTF_AHB_DR2R_R: *mut usize = 0x4005D500 as *mut usize;
pub const GPIO_PORTF_AHB_DR4R_R: *mut usize = 0x4005D504 as *mut usize;
pub const GPIO_PORTF_AHB_DR8R_R: *mut usize = 0x4005D508 as *mut usize;
pub const GPIO_PORTF_AHB_ODR_R: *mut usize = 0x4005D50C as *mut usize;
pub const GPIO_PORTF_AHB_PUR_R: *mut usize = 0x4005D510 as *mut usize;
pub const GPIO_PORTF_AHB_PDR_R: *mut usize = 0x4005D514 as *mut usize;
pub const GPIO_PORTF_AHB_SLR_R: *mut usize = 0x4005D518 as *mut usize;
pub const GPIO_PORTF_AHB_DEN_R: *mut usize = 0x4005D51C as *mut usize;
pub const GPIO_PORTF_AHB_LOCK_R: *mut usize = 0x4005D520 as *mut usize;
pub const GPIO_PORTF_AHB_CR_R: *mut usize = 0x4005D524 as *mut usize;
pub const GPIO_PORTF_AHB_AMSEL_R: *mut usize = 0x4005D528 as *mut usize;
pub const GPIO_PORTF_AHB_PCTL_R: *mut usize = 0x4005D52C as *mut usize;
pub const GPIO_PORTF_AHB_ADCCTL_R: *mut usize = 0x4005D530 as *mut usize;
pub const GPIO_PORTF_AHB_DMACTL_R: *mut usize = 0x4005D534 as *mut usize;
pub const GPIO_PORTF_AHB_SI_R: *mut usize = 0x4005D538 as *mut usize;
pub const EEPROM_EESIZE_R: *mut usize = 0x400AF000 as *mut usize;
pub const EEPROM_EEBLOCK_R: *mut usize = 0x400AF004 as *mut usize;
pub const EEPROM_EEOFFSET_R: *mut usize = 0x400AF008 as *mut usize;
pub const EEPROM_EERDWR_R: *mut usize = 0x400AF010 as *mut usize;
pub const EEPROM_EERDWRINC_R: *mut usize = 0x400AF014 as *mut usize;
pub const EEPROM_EEDONE_R: *mut usize = 0x400AF018 as *mut usize;
pub const EEPROM_EESUPP_R: *mut usize = 0x400AF01C as *mut usize;
pub const EEPROM_EEUNLOCK_R: *mut usize = 0x400AF020 as *mut usize;
pub const EEPROM_EEPROT_R: *mut usize = 0x400AF030 as *mut usize;
pub const EEPROM_EEPASS0_R: *mut usize = 0x400AF034 as *mut usize;
pub const EEPROM_EEPASS1_R: *mut usize = 0x400AF038 as *mut usize;
pub const EEPROM_EEPASS2_R: *mut usize = 0x400AF03C as *mut usize;
pub const EEPROM_EEINT_R: *mut usize = 0x400AF040 as *mut usize;
pub const EEPROM_EEHIDE_R: *mut usize = 0x400AF050 as *mut usize;
pub const EEPROM_EEDBGME_R: *mut usize = 0x400AF080 as *mut usize;
pub const EEPROM_PP_R: *mut usize = 0x400AFFC0 as *mut usize;
pub const SYSEXC_RIS_R: *mut usize = 0x400F9000 as *mut usize;
pub const SYSEXC_IM_R: *mut usize = 0x400F9004 as *mut usize;
pub const SYSEXC_MIS_R: *mut usize = 0x400F9008 as *mut usize;
pub const SYSEXC_IC_R: *mut usize = 0x400F900C as *mut usize;
pub const HIB_RTCC_R: *mut usize = 0x400FC000 as *mut usize;
pub const HIB_RTCM0_R: *mut usize = 0x400FC004 as *mut usize;
pub const HIB_RTCLD_R: *mut usize = 0x400FC00C as *mut usize;
pub const HIB_CTL_R: *mut usize = 0x400FC010 as *mut usize;
pub const HIB_IM_R: *mut usize = 0x400FC014 as *mut usize;
pub const HIB_RIS_R: *mut usize = 0x400FC018 as *mut usize;
pub const HIB_MIS_R: *mut usize = 0x400FC01C as *mut usize;
pub const HIB_IC_R: *mut usize = 0x400FC020 as *mut usize;
pub const HIB_RTCT_R: *mut usize = 0x400FC024 as *mut usize;
pub const HIB_RTCSS_R: *mut usize = 0x400FC028 as *mut usize;
pub const HIB_DATA_R: *mut usize = 0x400FC030 as *mut usize;
pub const FLASH_FMA_R: *mut usize = 0x400FD000 as *mut usize;
pub const FLASH_FMD_R: *mut usize = 0x400FD004 as *mut usize;
pub const FLASH_FMC_R: *mut usize = 0x400FD008 as *mut usize;
pub const FLASH_FCRIS_R: *mut usize = 0x400FD00C as *mut usize;
pub const FLASH_FCIM_R: *mut usize = 0x400FD010 as *mut usize;
pub const FLASH_FCMISC_R: *mut usize = 0x400FD014 as *mut usize;
pub const FLASH_FMC2_R: *mut usize = 0x400FD020 as *mut usize;
pub const FLASH_FWBVAL_R: *mut usize = 0x400FD030 as *mut usize;
pub const FLASH_FWBN_R: *mut usize = 0x400FD100 as *mut usize;
pub const FLASH_FSIZE_R: *mut usize = 0x400FDFC0 as *mut usize;
pub const FLASH_SSIZE_R: *mut usize = 0x400FDFC4 as *mut usize;
pub const FLASH_ROMSWMAP_R: *mut usize = 0x400FDFCC as *mut usize;
pub const FLASH_RMCTL_R: *mut usize = 0x400FE0F0 as *mut usize;
pub const FLASH_BOOTCFG_R: *mut usize = 0x400FE1D0 as *mut usize;
pub const FLASH_USERREG0_R: *mut usize = 0x400FE1E0 as *mut usize;
pub const FLASH_USERREG1_R: *mut usize = 0x400FE1E4 as *mut usize;
pub const FLASH_USERREG2_R: *mut usize = 0x400FE1E8 as *mut usize;
pub const FLASH_USERREG3_R: *mut usize = 0x400FE1EC as *mut usize;
pub const FLASH_FMPRE0_R: *mut usize = 0x400FE200 as *mut usize;
pub const FLASH_FMPRE1_R: *mut usize = 0x400FE204 as *mut usize;
pub const FLASH_FMPRE2_R: *mut usize = 0x400FE208 as *mut usize;
pub const FLASH_FMPRE3_R: *mut usize = 0x400FE20C as *mut usize;
pub const FLASH_FMPPE0_R: *mut usize = 0x400FE400 as *mut usize;
pub const FLASH_FMPPE1_R: *mut usize = 0x400FE404 as *mut usize;
pub const FLASH_FMPPE2_R: *mut usize = 0x400FE408 as *mut usize;
pub const FLASH_FMPPE3_R: *mut usize = 0x400FE40C as *mut usize;
pub const SYSCTL_DID0_R: *mut usize = 0x400FE000 as *mut usize;
pub const SYSCTL_DID1_R: *mut usize = 0x400FE004 as *mut usize;
pub const SYSCTL_DC0_R: *mut usize = 0x400FE008 as *mut usize;
pub const SYSCTL_DC1_R: *mut usize = 0x400FE010 as *mut usize;
pub const SYSCTL_DC2_R: *mut usize = 0x400FE014 as *mut usize;
pub const SYSCTL_DC3_R: *mut usize = 0x400FE018 as *mut usize;
pub const SYSCTL_DC4_R: *mut usize = 0x400FE01C as *mut usize;
pub const SYSCTL_DC5_R: *mut usize = 0x400FE020 as *mut usize;
pub const SYSCTL_DC6_R: *mut usize = 0x400FE024 as *mut usize;
pub const SYSCTL_DC7_R: *mut usize = 0x400FE028 as *mut usize;
pub const SYSCTL_DC8_R: *mut usize = 0x400FE02C as *mut usize;
pub const SYSCTL_PBORCTL_R: *mut usize = 0x400FE030 as *mut usize;
pub const SYSCTL_SRCR0_R: *mut usize = 0x400FE040 as *mut usize;
pub const SYSCTL_SRCR1_R: *mut usize = 0x400FE044 as *mut usize;
pub const SYSCTL_SRCR2_R: *mut usize = 0x400FE048 as *mut usize;
pub const SYSCTL_RIS_R: *mut usize = 0x400FE050 as *mut usize;
pub const SYSCTL_IMC_R: *mut usize = 0x400FE054 as *mut usize;
pub const SYSCTL_MISC_R: *mut usize = 0x400FE058 as *mut usize;
pub const SYSCTL_RESC_R: *mut usize = 0x400FE05C as *mut usize;
pub const SYSCTL_RCC_R: *mut usize = 0x400FE060 as *mut usize;
pub const SYSCTL_GPIOHBCTL_R: *mut usize = 0x400FE06C as *mut usize;
pub const SYSCTL_RCC2_R: *mut usize = 0x400FE070 as *mut usize;
pub const SYSCTL_MOSCCTL_R: *mut usize = 0x400FE07C as *mut usize;
pub const SYSCTL_RCGC0_R: *mut usize = 0x400FE100 as *mut usize;
pub const SYSCTL_RCGC1_R: *mut usize = 0x400FE104 as *mut usize;
pub const SYSCTL_RCGC2_R: *mut usize = 0x400FE108 as *mut usize;
pub const SYSCTL_SCGC0_R: *mut usize = 0x400FE110 as *mut usize;
pub const SYSCTL_SCGC1_R: *mut usize = 0x400FE114 as *mut usize;
pub const SYSCTL_SCGC2_R: *mut usize = 0x400FE118 as *mut usize;
pub const SYSCTL_DCGC0_R: *mut usize = 0x400FE120 as *mut usize;
pub const SYSCTL_DCGC1_R: *mut usize = 0x400FE124 as *mut usize;
pub const SYSCTL_DCGC2_R: *mut usize = 0x400FE128 as *mut usize;
pub const SYSCTL_DSLPCLKCFG_R: *mut usize = 0x400FE144 as *mut usize;
pub const SYSCTL_SYSPROP_R: *mut usize = 0x400FE14C as *mut usize;
pub const SYSCTL_PIOSCCAL_R: *mut usize = 0x400FE150 as *mut usize;
pub const SYSCTL_PIOSCSTAT_R: *mut usize = 0x400FE154 as *mut usize;
pub const SYSCTL_PLLFREQ0_R: *mut usize = 0x400FE160 as *mut usize;
pub const SYSCTL_PLLFREQ1_R: *mut usize = 0x400FE164 as *mut usize;
pub const SYSCTL_PLLSTAT_R: *mut usize = 0x400FE168 as *mut usize;
pub const SYSCTL_DC9_R: *mut usize = 0x400FE190 as *mut usize;
pub const SYSCTL_NVMSTAT_R: *mut usize = 0x400FE1A0 as *mut usize;
pub const SYSCTL_PPWD_R: *mut usize = 0x400FE300 as *mut usize;
pub const SYSCTL_PPTIMER_R: *mut usize = 0x400FE304 as *mut usize;
pub const SYSCTL_PPGPIO_R: *mut usize = 0x400FE308 as *mut usize;
pub const SYSCTL_PPDMA_R: *mut usize = 0x400FE30C as *mut usize;
pub const SYSCTL_PPHIB_R: *mut usize = 0x400FE314 as *mut usize;
pub const SYSCTL_PPUART_R: *mut usize = 0x400FE318 as *mut usize;
pub const SYSCTL_PPSSI_R: *mut usize = 0x400FE31C as *mut usize;
pub const SYSCTL_PPI2C_R: *mut usize = 0x400FE320 as *mut usize;
pub const SYSCTL_PPUSB_R: *mut usize = 0x400FE328 as *mut usize;
pub const SYSCTL_PPCAN_R: *mut usize = 0x400FE334 as *mut usize;
pub const SYSCTL_PPADC_R: *mut usize = 0x400FE338 as *mut usize;
pub const SYSCTL_PPACMP_R: *mut usize = 0x400FE33C as *mut usize;
pub const SYSCTL_PPPWM_R: *mut usize = 0x400FE340 as *mut usize;
pub const SYSCTL_PPQEI_R: *mut usize = 0x400FE344 as *mut usize;
pub const SYSCTL_PPEEPROM_R: *mut usize = 0x400FE358 as *mut usize;
pub const SYSCTL_PPWTIMER_R: *mut usize = 0x400FE35C as *mut usize;
pub const SYSCTL_SRWD_R: *mut usize = 0x400FE500 as *mut usize;
pub const SYSCTL_SRTIMER_R: *mut usize = 0x400FE504 as *mut usize;
pub const SYSCTL_SRGPIO_R: *mut usize = 0x400FE508 as *mut usize;
pub const SYSCTL_SRDMA_R: *mut usize = 0x400FE50C as *mut usize;
pub const SYSCTL_SRHIB_R: *mut usize = 0x400FE514 as *mut usize;
pub const SYSCTL_SRUART_R: *mut usize = 0x400FE518 as *mut usize;
pub const SYSCTL_SRSSI_R: *mut usize = 0x400FE51C as *mut usize;
pub const SYSCTL_SRI2C_R: *mut usize = 0x400FE520 as *mut usize;
pub const SYSCTL_SRUSB_R: *mut usize = 0x400FE528 as *mut usize;
pub const SYSCTL_SRCAN_R: *mut usize = 0x400FE534 as *mut usize;
pub const SYSCTL_SRADC_R: *mut usize = 0x400FE538 as *mut usize;
pub const SYSCTL_SRACMP_R: *mut usize = 0x400FE53C as *mut usize;
pub const SYSCTL_SREEPROM_R: *mut usize = 0x400FE558 as *mut usize;
pub const SYSCTL_SRWTIMER_R: *mut usize = 0x400FE55C as *mut usize;
pub const SYSCTL_RCGCWD_R: *mut usize = 0x400FE600 as *mut usize;
pub const SYSCTL_RCGCTIMER_R: *mut usize = 0x400FE604 as *mut usize;
pub const SYSCTL_RCGCGPIO_R: *mut usize = 0x400FE608 as *mut usize;
pub const SYSCTL_RCGCDMA_R: *mut usize = 0x400FE60C as *mut usize;
pub const SYSCTL_RCGCHIB_R: *mut usize = 0x400FE614 as *mut usize;
pub const SYSCTL_RCGCUART_R: *mut usize = 0x400FE618 as *mut usize;
pub const SYSCTL_RCGCSSI_R: *mut usize = 0x400FE61C as *mut usize;
pub const SYSCTL_RCGCI2C_R: *mut usize = 0x400FE620 as *mut usize;
pub const SYSCTL_RCGCUSB_R: *mut usize = 0x400FE628 as *mut usize;
pub const SYSCTL_RCGCCAN_R: *mut usize = 0x400FE634 as *mut usize;
pub const SYSCTL_RCGCADC_R: *mut usize = 0x400FE638 as *mut usize;
pub const SYSCTL_RCGCACMP_R: *mut usize = 0x400FE63C as *mut usize;
pub const SYSCTL_RCGCEEPROM_R: *mut usize = 0x400FE658 as *mut usize;
pub const SYSCTL_RCGCWTIMER_R: *mut usize = 0x400FE65C as *mut usize;
pub const SYSCTL_SCGCWD_R: *mut usize = 0x400FE700 as *mut usize;
pub const SYSCTL_SCGCTIMER_R: *mut usize = 0x400FE704 as *mut usize;
pub const SYSCTL_SCGCGPIO_R: *mut usize = 0x400FE708 as *mut usize;
pub const SYSCTL_SCGCDMA_R: *mut usize = 0x400FE70C as *mut usize;
pub const SYSCTL_SCGCHIB_R: *mut usize = 0x400FE714 as *mut usize;
pub const SYSCTL_SCGCUART_R: *mut usize = 0x400FE718 as *mut usize;
pub const SYSCTL_SCGCSSI_R: *mut usize = 0x400FE71C as *mut usize;
pub const SYSCTL_SCGCI2C_R: *mut usize = 0x400FE720 as *mut usize;
pub const SYSCTL_SCGCUSB_R: *mut usize = 0x400FE728 as *mut usize;
pub const SYSCTL_SCGCCAN_R: *mut usize = 0x400FE734 as *mut usize;
pub const SYSCTL_SCGCADC_R: *mut usize = 0x400FE738 as *mut usize;
pub const SYSCTL_SCGCACMP_R: *mut usize = 0x400FE73C as *mut usize;
pub const SYSCTL_SCGCEEPROM_R: *mut usize = 0x400FE758 as *mut usize;
pub const SYSCTL_SCGCWTIMER_R: *mut usize = 0x400FE75C as *mut usize;
pub const SYSCTL_DCGCWD_R: *mut usize = 0x400FE800 as *mut usize;
pub const SYSCTL_DCGCTIMER_R: *mut usize = 0x400FE804 as *mut usize;
pub const SYSCTL_DCGCGPIO_R: *mut usize = 0x400FE808 as *mut usize;
pub const SYSCTL_DCGCDMA_R: *mut usize = 0x400FE80C as *mut usize;
pub const SYSCTL_DCGCHIB_R: *mut usize = 0x400FE814 as *mut usize;
pub const SYSCTL_DCGCUART_R: *mut usize = 0x400FE818 as *mut usize;
pub const SYSCTL_DCGCSSI_R: *mut usize = 0x400FE81C as *mut usize;
pub const SYSCTL_DCGCI2C_R: *mut usize = 0x400FE820 as *mut usize;
pub const SYSCTL_DCGCUSB_R: *mut usize = 0x400FE828 as *mut usize;
pub const SYSCTL_DCGCCAN_R: *mut usize = 0x400FE834 as *mut usize;
pub const SYSCTL_DCGCADC_R: *mut usize = 0x400FE838 as *mut usize;
pub const SYSCTL_DCGCACMP_R: *mut usize = 0x400FE83C as *mut usize;
pub const SYSCTL_DCGCEEPROM_R: *mut usize = 0x400FE858 as *mut usize;
pub const SYSCTL_DCGCWTIMER_R: *mut usize = 0x400FE85C as *mut usize;
pub const SYSCTL_PCWD_R: *mut usize = 0x400FE900 as *mut usize;
pub const SYSCTL_PCTIMER_R: *mut usize = 0x400FE904 as *mut usize;
pub const SYSCTL_PCGPIO_R: *mut usize = 0x400FE908 as *mut usize;
pub const SYSCTL_PCDMA_R: *mut usize = 0x400FE90C as *mut usize;
pub const SYSCTL_PCHIB_R: *mut usize = 0x400FE914 as *mut usize;
pub const SYSCTL_PCUART_R: *mut usize = 0x400FE918 as *mut usize;
pub const SYSCTL_PCSSI_R: *mut usize = 0x400FE91C as *mut usize;
pub const SYSCTL_PCI2C_R: *mut usize = 0x400FE920 as *mut usize;
pub const SYSCTL_PCUSB_R: *mut usize = 0x400FE928 as *mut usize;
pub const SYSCTL_PCCAN_R: *mut usize = 0x400FE934 as *mut usize;
pub const SYSCTL_PCADC_R: *mut usize = 0x400FE938 as *mut usize;
pub const SYSCTL_PCACMP_R: *mut usize = 0x400FE93C as *mut usize;
pub const SYSCTL_PCEEPROM_R: *mut usize = 0x400FE958 as *mut usize;
pub const SYSCTL_PCWTIMER_R: *mut usize = 0x400FE95C as *mut usize;
pub const SYSCTL_PRWD_R: *mut usize = 0x400FEA00 as *mut usize;
pub const SYSCTL_PRTIMER_R: *mut usize = 0x400FEA04 as *mut usize;
pub const SYSCTL_PRGPIO_R: *mut usize = 0x400FEA08 as *mut usize;
pub const SYSCTL_PRDMA_R: *mut usize = 0x400FEA0C as *mut usize;
pub const SYSCTL_PRHIB_R: *mut usize = 0x400FEA14 as *mut usize;
pub const SYSCTL_PRUART_R: *mut usize = 0x400FEA18 as *mut usize;
pub const SYSCTL_PRSSI_R: *mut usize = 0x400FEA1C as *mut usize;
pub const SYSCTL_PRI2C_R: *mut usize = 0x400FEA20 as *mut usize;
pub const SYSCTL_PRUSB_R: *mut usize = 0x400FEA28 as *mut usize;
pub const SYSCTL_PRCAN_R: *mut usize = 0x400FEA34 as *mut usize;
pub const SYSCTL_PRADC_R: *mut usize = 0x400FEA38 as *mut usize;
pub const SYSCTL_PRACMP_R: *mut usize = 0x400FEA3C as *mut usize;
pub const SYSCTL_PREEPROM_R: *mut usize = 0x400FEA58 as *mut usize;
pub const SYSCTL_PRWTIMER_R: *mut usize = 0x400FEA5C as *mut usize;
pub const UDMA_STAT_R: *mut usize = 0x400FF000 as *mut usize;
pub const UDMA_CFG_R: *mut usize = 0x400FF004 as *mut usize;
pub const UDMA_CTLBASE_R: *mut usize = 0x400FF008 as *mut usize;
pub const UDMA_ALTBASE_R: *mut usize = 0x400FF00C as *mut usize;
pub const UDMA_WAITSTAT_R: *mut usize = 0x400FF010 as *mut usize;
pub const UDMA_SWREQ_R: *mut usize = 0x400FF014 as *mut usize;
pub const UDMA_USEBURSTSET_R: *mut usize = 0x400FF018 as *mut usize;
pub const UDMA_USEBURSTCLR_R: *mut usize = 0x400FF01C as *mut usize;
pub const UDMA_REQMASKSET_R: *mut usize = 0x400FF020 as *mut usize;
pub const UDMA_REQMASKCLR_R: *mut usize = 0x400FF024 as *mut usize;
pub const UDMA_ENASET_R: *mut usize = 0x400FF028 as *mut usize;
pub const UDMA_ENACLR_R: *mut usize = 0x400FF02C as *mut usize;
pub const UDMA_ALTSET_R: *mut usize = 0x400FF030 as *mut usize;
pub const UDMA_ALTCLR_R: *mut usize = 0x400FF034 as *mut usize;
pub const UDMA_PRIOSET_R: *mut usize = 0x400FF038 as *mut usize;
pub const UDMA_PRIOCLR_R: *mut usize = 0x400FF03C as *mut usize;
pub const UDMA_ERRCLR_R: *mut usize = 0x400FF04C as *mut usize;
pub const UDMA_CHASGN_R: *mut usize = 0x400FF500 as *mut usize;
pub const UDMA_CHIS_R: *mut usize = 0x400FF504 as *mut usize;
pub const UDMA_CHMAP0_R: *mut usize = 0x400FF510 as *mut usize;
pub const UDMA_CHMAP1_R: *mut usize = 0x400FF514 as *mut usize;
pub const UDMA_CHMAP2_R: *mut usize = 0x400FF518 as *mut usize;
pub const UDMA_CHMAP3_R: *mut usize = 0x400FF51C as *mut usize;
pub const UDMA_SRCENDP: usize = 0x00000000;
pub const UDMA_DSTENDP: usize = 0x00000004;
pub const UDMA_CHCTL: usize = 0x00000008;
pub const WDT_LOAD_M: usize = 0xFFFFFFFF;
pub const WDT_LOAD_S: usize = 0;
pub const WDT_VALUE_M: usize = 0xFFFFFFFF;
pub const WDT_VALUE_S: usize = 0;
pub const WDT_CTL_WRC: usize = 0x80000000;
pub const WDT_CTL_INTTYPE: usize = 0x00000004;
pub const WDT_CTL_RESEN: usize = 0x00000002;
pub const WDT_CTL_INTEN: usize = 0x00000001;
pub const WDT_ICR_M: usize = 0xFFFFFFFF;
pub const WDT_ICR_S: usize = 0;
pub const WDT_RIS_WDTRIS: usize = 0x00000001;
pub const WDT_MIS_WDTMIS: usize = 0x00000001;
pub const WDT_TEST_STALL: usize = 0x00000100;
pub const WDT_LOCK_M: usize = 0xFFFFFFFF;
pub const WDT_LOCK_UNLOCKED: usize = 0x00000000;
pub const WDT_LOCK_LOCKED: usize = 0x00000001;
pub const GPIO_IM_GPIO_M: usize = 0x000000FF;
pub const GPIO_IM_GPIO_S: usize = 0;
pub const GPIO_RIS_GPIO_M: usize = 0x000000FF;
pub const GPIO_RIS_GPIO_S: usize = 0;
pub const GPIO_MIS_GPIO_M: usize = 0x000000FF;
pub const GPIO_MIS_GPIO_S: usize = 0;
pub const GPIO_ICR_GPIO_M: usize = 0x000000FF;
pub const GPIO_ICR_GPIO_S: usize = 0;
pub const GPIO_LOCK_M: usize = 0xFFFFFFFF;
pub const GPIO_LOCK_UNLOCKED: usize = 0x00000000;
pub const GPIO_LOCK_LOCKED: usize = 0x00000001;
pub const GPIO_LOCK_KEY: usize = 0x4C4F434B;
pub const GPIO_SI_SUM: usize = 0x00000001;
pub const GPIO_PCTL_PA7_M: usize = 0xF0000000;
pub const GPIO_PCTL_PA7_I2C1SDA: usize = 0x30000000;
pub const GPIO_PCTL_PA6_M: usize = 0x0F000000;
pub const GPIO_PCTL_PA6_I2C1SCL: usize = 0x03000000;
pub const GPIO_PCTL_PA5_M: usize = 0x00F00000;
pub const GPIO_PCTL_PA5_SSI0TX: usize = 0x00200000;
pub const GPIO_PCTL_PA4_M: usize = 0x000F0000;
pub const GPIO_PCTL_PA4_SSI0RX: usize = 0x00020000;
pub const GPIO_PCTL_PA3_M: usize = 0x0000F000;
pub const GPIO_PCTL_PA3_SSI0FSS: usize = 0x00002000;
pub const GPIO_PCTL_PA2_M: usize = 0x00000F00;
pub const GPIO_PCTL_PA2_SSI0CLK: usize = 0x00000200;
pub const GPIO_PCTL_PA1_M: usize = 0x000000F0;
pub const GPIO_PCTL_PA1_U0TX: usize = 0x00000010;
pub const GPIO_PCTL_PA0_M: usize = 0x0000000F;
pub const GPIO_PCTL_PA0_U0RX: usize = 0x00000001;
pub const GPIO_PCTL_PB7_M: usize = 0xF0000000;
pub const GPIO_PCTL_PB7_SSI2TX: usize = 0x20000000;
pub const GPIO_PCTL_PB7_T0CCP1: usize = 0x70000000;
pub const GPIO_PCTL_PB6_M: usize = 0x0F000000;
pub const GPIO_PCTL_PB6_SSI2RX: usize = 0x02000000;
pub const GPIO_PCTL_PB6_T0CCP0: usize = 0x07000000;
pub const GPIO_PCTL_PB5_M: usize = 0x00F00000;
pub const GPIO_PCTL_PB5_SSI2FSS: usize = 0x00200000;
pub const GPIO_PCTL_PB5_T1CCP1: usize = 0x00700000;
pub const GPIO_PCTL_PB5_CAN0TX: usize = 0x00800000;
pub const GPIO_PCTL_PB4_M: usize = 0x000F0000;
pub const GPIO_PCTL_PB4_SSI2CLK: usize = 0x00020000;
pub const GPIO_PCTL_PB4_T1CCP0: usize = 0x00070000;
pub const GPIO_PCTL_PB4_CAN0RX: usize = 0x00080000;
pub const GPIO_PCTL_PB3_M: usize = 0x0000F000;
pub const GPIO_PCTL_PB3_I2C0SDA: usize = 0x00003000;
pub const GPIO_PCTL_PB3_T3CCP1: usize = 0x00007000;
pub const GPIO_PCTL_PB2_M: usize = 0x00000F00;
pub const GPIO_PCTL_PB2_I2C0SCL: usize = 0x00000300;
pub const GPIO_PCTL_PB2_T3CCP0: usize = 0x00000700;
pub const GPIO_PCTL_PB1_M: usize = 0x000000F0;
pub const GPIO_PCTL_PB1_U1TX: usize = 0x00000010;
pub const GPIO_PCTL_PB1_T2CCP1: usize = 0x00000070;
pub const GPIO_PCTL_PB0_M: usize = 0x0000000F;
pub const GPIO_PCTL_PB0_U1RX: usize = 0x00000001;
pub const GPIO_PCTL_PB0_T2CCP0: usize = 0x00000007;
pub const GPIO_PCTL_PC7_M: usize = 0xF0000000;
pub const GPIO_PCTL_PC7_U3TX: usize = 0x10000000;
pub const GPIO_PCTL_PC7_WT1CCP1: usize = 0x70000000;
pub const GPIO_PCTL_PC6_M: usize = 0x0F000000;
pub const GPIO_PCTL_PC6_U3RX: usize = 0x01000000;
pub const GPIO_PCTL_PC6_WT1CCP0: usize = 0x07000000;
pub const GPIO_PCTL_PC5_M: usize = 0x00F00000;
pub const GPIO_PCTL_PC5_U4TX: usize = 0x00100000;
pub const GPIO_PCTL_PC5_U1TX: usize = 0x00200000;
pub const GPIO_PCTL_PC5_WT0CCP1: usize = 0x00700000;
pub const GPIO_PCTL_PC5_U1CTS: usize = 0x00800000;
pub const GPIO_PCTL_PC4_M: usize = 0x000F0000;
pub const GPIO_PCTL_PC4_U4RX: usize = 0x00010000;
pub const GPIO_PCTL_PC4_U1RX: usize = 0x00020000;
pub const GPIO_PCTL_PC4_WT0CCP0: usize = 0x00070000;
pub const GPIO_PCTL_PC4_U1RTS: usize = 0x00080000;
pub const GPIO_PCTL_PC3_M: usize = 0x0000F000;
pub const GPIO_PCTL_PC3_TDO: usize = 0x00001000;
pub const GPIO_PCTL_PC3_T5CCP1: usize = 0x00007000;
pub const GPIO_PCTL_PC2_M: usize = 0x00000F00;
pub const GPIO_PCTL_PC2_TDI: usize = 0x00000100;
pub const GPIO_PCTL_PC2_T5CCP0: usize = 0x00000700;
pub const GPIO_PCTL_PC1_M: usize = 0x000000F0;
pub const GPIO_PCTL_PC1_TMS: usize = 0x00000010;
pub const GPIO_PCTL_PC1_T4CCP1: usize = 0x00000070;
pub const GPIO_PCTL_PC0_M: usize = 0x0000000F;
pub const GPIO_PCTL_PC0_TCK: usize = 0x00000001;
pub const GPIO_PCTL_PC0_T4CCP0: usize = 0x00000007;
pub const GPIO_PCTL_PD7_M: usize = 0xF0000000;
pub const GPIO_PCTL_PD7_U2TX: usize = 0x10000000;
pub const GPIO_PCTL_PD7_WT5CCP1: usize = 0x70000000;
pub const GPIO_PCTL_PD7_NMI: usize = 0x80000000;
pub const GPIO_PCTL_PD6_M: usize = 0x0F000000;
pub const GPIO_PCTL_PD6_U2RX: usize = 0x01000000;
pub const GPIO_PCTL_PD6_WT5CCP0: usize = 0x07000000;
pub const GPIO_PCTL_PD5_M: usize = 0x00F00000;
pub const GPIO_PCTL_PD5_U6TX: usize = 0x00100000;
pub const GPIO_PCTL_PD5_WT4CCP1: usize = 0x00700000;
pub const GPIO_PCTL_PD4_M: usize = 0x000F0000;
pub const GPIO_PCTL_PD4_U6RX: usize = 0x00010000;
pub const GPIO_PCTL_PD4_WT4CCP0: usize = 0x00070000;
pub const GPIO_PCTL_PD3_M: usize = 0x0000F000;
pub const GPIO_PCTL_PD3_SSI3TX: usize = 0x00001000;
pub const GPIO_PCTL_PD3_SSI1TX: usize = 0x00002000;
pub const GPIO_PCTL_PD3_WT3CCP1: usize = 0x00007000;
pub const GPIO_PCTL_PD2_M: usize = 0x00000F00;
pub const GPIO_PCTL_PD2_SSI3RX: usize = 0x00000100;
pub const GPIO_PCTL_PD2_SSI1RX: usize = 0x00000200;
pub const GPIO_PCTL_PD2_WT3CCP0: usize = 0x00000700;
pub const GPIO_PCTL_PD1_M: usize = 0x000000F0;
pub const GPIO_PCTL_PD1_SSI3FSS: usize = 0x00000010;
pub const GPIO_PCTL_PD1_SSI1FSS: usize = 0x00000020;
pub const GPIO_PCTL_PD1_I2C3SDA: usize = 0x00000030;
pub const GPIO_PCTL_PD1_WT2CCP1: usize = 0x00000070;
pub const GPIO_PCTL_PD0_M: usize = 0x0000000F;
pub const GPIO_PCTL_PD0_SSI3CLK: usize = 0x00000001;
pub const GPIO_PCTL_PD0_SSI1CLK: usize = 0x00000002;
pub const GPIO_PCTL_PD0_I2C3SCL: usize = 0x00000003;
pub const GPIO_PCTL_PD0_WT2CCP0: usize = 0x00000007;
pub const GPIO_PCTL_PE5_M: usize = 0x00F00000;
pub const GPIO_PCTL_PE5_U5TX: usize = 0x00100000;
pub const GPIO_PCTL_PE5_I2C2SDA: usize = 0x00300000;
pub const GPIO_PCTL_PE5_CAN0TX: usize = 0x00800000;
pub const GPIO_PCTL_PE4_M: usize = 0x000F0000;
pub const GPIO_PCTL_PE4_U5RX: usize = 0x00010000;
pub const GPIO_PCTL_PE4_I2C2SCL: usize = 0x00030000;
pub const GPIO_PCTL_PE4_CAN0RX: usize = 0x00080000;
pub const GPIO_PCTL_PE3_M: usize = 0x0000F000;
pub const GPIO_PCTL_PE2_M: usize = 0x00000F00;
pub const GPIO_PCTL_PE1_M: usize = 0x000000F0;
pub const GPIO_PCTL_PE1_U7TX: usize = 0x00000010;
pub const GPIO_PCTL_PE0_M: usize = 0x0000000F;
pub const GPIO_PCTL_PE0_U7RX: usize = 0x00000001;
pub const GPIO_PCTL_PF4_M: usize = 0x000F0000;
pub const GPIO_PCTL_PF4_T2CCP0: usize = 0x00070000;
pub const GPIO_PCTL_PF3_M: usize = 0x0000F000;
pub const GPIO_PCTL_PF3_SSI1FSS: usize = 0x00002000;
pub const GPIO_PCTL_PF3_CAN0TX: usize = 0x00003000;
pub const GPIO_PCTL_PF3_T1CCP1: usize = 0x00007000;
pub const GPIO_PCTL_PF3_TRCLK: usize = 0x0000E000;
pub const GPIO_PCTL_PF2_M: usize = 0x00000F00;
pub const GPIO_PCTL_PF2_SSI1CLK: usize = 0x00000200;
pub const GPIO_PCTL_PF2_T1CCP0: usize = 0x00000700;
pub const GPIO_PCTL_PF2_TRD0: usize = 0x00000E00;
pub const GPIO_PCTL_PF1_M: usize = 0x000000F0;
pub const GPIO_PCTL_PF1_U1CTS: usize = 0x00000010;
pub const GPIO_PCTL_PF1_SSI1TX: usize = 0x00000020;
pub const GPIO_PCTL_PF1_T0CCP1: usize = 0x00000070;
pub const GPIO_PCTL_PF1_C1O: usize = 0x00000090;
pub const GPIO_PCTL_PF1_TRD1: usize = 0x000000E0;
pub const GPIO_PCTL_PF0_M: usize = 0x0000000F;
pub const GPIO_PCTL_PF0_U1RTS: usize = 0x00000001;
pub const GPIO_PCTL_PF0_SSI1RX: usize = 0x00000002;
pub const GPIO_PCTL_PF0_CAN0RX: usize = 0x00000003;
pub const GPIO_PCTL_PF0_T0CCP0: usize = 0x00000007;
pub const GPIO_PCTL_PF0_NMI: usize = 0x00000008;
pub const GPIO_PCTL_PF0_C0O: usize = 0x00000009;
pub const GPIO_PCTL_PF0_TRD2: usize = 0x0000000E;
pub const SSI_CR0_SCR_M: usize = 0x0000FF00;
pub const SSI_CR0_SPH: usize = 0x00000080;
pub const SSI_CR0_SPO: usize = 0x00000040;
pub const SSI_CR0_FRF_M: usize = 0x00000030;
pub const SSI_CR0_FRF_MOTO: usize = 0x00000000;
pub const SSI_CR0_FRF_TI: usize = 0x00000010;
pub const SSI_CR0_FRF_NMW: usize = 0x00000020;
pub const SSI_CR0_DSS_M: usize = 0x0000000F;
pub const SSI_CR0_DSS_4: usize = 0x00000003;
pub const SSI_CR0_DSS_5: usize = 0x00000004;
pub const SSI_CR0_DSS_6: usize = 0x00000005;
pub const SSI_CR0_DSS_7: usize = 0x00000006;
pub const SSI_CR0_DSS_8: usize = 0x00000007;
pub const SSI_CR0_DSS_9: usize = 0x00000008;
pub const SSI_CR0_DSS_10: usize = 0x00000009;
pub const SSI_CR0_DSS_11: usize = 0x0000000A;
pub const SSI_CR0_DSS_12: usize = 0x0000000B;
pub const SSI_CR0_DSS_13: usize = 0x0000000C;
pub const SSI_CR0_DSS_14: usize = 0x0000000D;
pub const SSI_CR0_DSS_15: usize = 0x0000000E;
pub const SSI_CR0_DSS_16: usize = 0x0000000F;
pub const SSI_CR0_SCR_S: usize = 8;
pub const SSI_CR1_EOT: usize = 0x00000010;
pub const SSI_CR1_SOD: usize = 0x00000008;
pub const SSI_CR1_MS: usize = 0x00000004;
pub const SSI_CR1_SSE: usize = 0x00000002;
pub const SSI_CR1_LBM: usize = 0x00000001;
pub const SSI_DR_DATA_M: usize = 0x0000FFFF;
pub const SSI_DR_DATA_S: usize = 0;
pub const SSI_SR_BSY: usize = 0x00000010;
pub const SSI_SR_RFF: usize = 0x00000008;
pub const SSI_SR_RNE: usize = 0x00000004;
pub const SSI_SR_TNF: usize = 0x00000002;
pub const SSI_SR_TFE: usize = 0x00000001;
pub const SSI_CPSR_CPSDVSR_M: usize = 0x000000FF;
pub const SSI_CPSR_CPSDVSR_S: usize = 0;
pub const SSI_IM_TXIM: usize = 0x00000008;
pub const SSI_IM_RXIM: usize = 0x00000004;
pub const SSI_IM_RTIM: usize = 0x00000002;
pub const SSI_IM_RORIM: usize = 0x00000001;
pub const SSI_RIS_TXRIS: usize = 0x00000008;
pub const SSI_RIS_RXRIS: usize = 0x00000004;
pub const SSI_RIS_RTRIS: usize = 0x00000002;
pub const SSI_RIS_RORRIS: usize = 0x00000001;
pub const SSI_MIS_TXMIS: usize = 0x00000008;
pub const SSI_MIS_RXMIS: usize = 0x00000004;
pub const SSI_MIS_RTMIS: usize = 0x00000002;
pub const SSI_MIS_RORMIS: usize = 0x00000001;
pub const SSI_ICR_RTIC: usize = 0x00000002;
pub const SSI_ICR_RORIC: usize = 0x00000001;
pub const SSI_DMACTL_TXDMAE: usize = 0x00000002;
pub const SSI_DMACTL_RXDMAE: usize = 0x00000001;
pub const SSI_CC_CS_M: usize = 0x0000000F;
pub const SSI_CC_CS_SYSPLL: usize = 0x00000000;
pub const SSI_CC_CS_PIOSC: usize = 0x00000005;
pub const UART_DR_OE: usize = 0x00000800;
pub const UART_DR_BE: usize = 0x00000400;
pub const UART_DR_PE: usize = 0x00000200;
pub const UART_DR_FE: usize = 0x00000100;
pub const UART_DR_DATA_M: usize = 0x000000FF;
pub const UART_DR_DATA_S: usize = 0;
pub const UART_RSR_OE: usize = 0x00000008;
pub const UART_RSR_BE: usize = 0x00000004;
pub const UART_RSR_PE: usize = 0x00000002;
pub const UART_RSR_FE: usize = 0x00000001;
pub const UART_ECR_DATA_M: usize = 0x000000FF;
pub const UART_ECR_DATA_S: usize = 0;
pub const UART_FR_TXFE: usize = 0x00000080;
pub const UART_FR_RXFF: usize = 0x00000040;
pub const UART_FR_TXFF: usize = 0x00000020;
pub const UART_FR_RXFE: usize = 0x00000010;
pub const UART_FR_BUSY: usize = 0x00000008;
pub const UART_FR_CTS: usize = 0x00000001;
pub const UART_ILPR_ILPDVSR_M: usize = 0x000000FF;
pub const UART_ILPR_ILPDVSR_S: usize = 0;
pub const UART_IBRD_DIVINT_M: usize = 0x0000FFFF;
pub const UART_IBRD_DIVINT_S: usize = 0;
pub const UART_FBRD_DIVFRAC_M: usize = 0x0000003F;
pub const UART_FBRD_DIVFRAC_S: usize = 0;
pub const UART_LCRH_SPS: usize = 0x00000080;
pub const UART_LCRH_WLEN_M: usize = 0x00000060;
pub const UART_LCRH_WLEN_5: usize = 0x00000000;
pub const UART_LCRH_WLEN_6: usize = 0x00000020;
pub const UART_LCRH_WLEN_7: usize = 0x00000040;
pub const UART_LCRH_WLEN_8: usize = 0x00000060;
pub const UART_LCRH_FEN: usize = 0x00000010;
pub const UART_LCRH_STP2: usize = 0x00000008;
pub const UART_LCRH_EPS: usize = 0x00000004;
pub const UART_LCRH_PEN: usize = 0x00000002;
pub const UART_LCRH_BRK: usize = 0x00000001;
pub const UART_CTL_RXE: usize = 0x00000200;
pub const UART_CTL_TXE: usize = 0x00000100;
pub const UART_CTL_LBE: usize = 0x00000080;
pub const UART_CTL_LIN: usize = 0x00000040;
pub const UART_CTL_HSE: usize = 0x00000020;
pub const UART_CTL_EOT: usize = 0x00000010;
pub const UART_CTL_SMART: usize = 0x00000008;
pub const UART_CTL_SIRLP: usize = 0x00000004;
pub const UART_CTL_SIREN: usize = 0x00000002;
pub const UART_CTL_UARTEN: usize = 0x00000001;
pub const UART_IFLS_RX_M: usize = 0x00000038;
pub const UART_IFLS_RX1_8: usize = 0x00000000;
pub const UART_IFLS_RX2_8: usize = 0x00000008;
pub const UART_IFLS_RX4_8: usize = 0x00000010;
pub const UART_IFLS_RX6_8: usize = 0x00000018;
pub const UART_IFLS_RX7_8: usize = 0x00000020;
pub const UART_IFLS_TX_M: usize = 0x00000007;
pub const UART_IFLS_TX1_8: usize = 0x00000000;
pub const UART_IFLS_TX2_8: usize = 0x00000001;
pub const UART_IFLS_TX4_8: usize = 0x00000002;
pub const UART_IFLS_TX6_8: usize = 0x00000003;
pub const UART_IFLS_TX7_8: usize = 0x00000004;
pub const UART_IM_LME5IM: usize = 0x00008000;
pub const UART_IM_LME1IM: usize = 0x00004000;
pub const UART_IM_LMSBIM: usize = 0x00002000;
pub const UART_IM_9BITIM: usize = 0x00001000;
pub const UART_IM_OEIM: usize = 0x00000400;
pub const UART_IM_BEIM: usize = 0x00000200;
pub const UART_IM_PEIM: usize = 0x00000100;
pub const UART_IM_FEIM: usize = 0x00000080;
pub const UART_IM_RTIM: usize = 0x00000040;
pub const UART_IM_TXIM: usize = 0x00000020;
pub const UART_IM_RXIM: usize = 0x00000010;
pub const UART_IM_CTSMIM: usize = 0x00000002;
pub const UART_RIS_LME5RIS: usize = 0x00008000;
pub const UART_RIS_LME1RIS: usize = 0x00004000;
pub const UART_RIS_LMSBRIS: usize = 0x00002000;
pub const UART_RIS_9BITRIS: usize = 0x00001000;
pub const UART_RIS_OERIS: usize = 0x00000400;
pub const UART_RIS_BERIS: usize = 0x00000200;
pub const UART_RIS_PERIS: usize = 0x00000100;
pub const UART_RIS_FERIS: usize = 0x00000080;
pub const UART_RIS_RTRIS: usize = 0x00000040;
pub const UART_RIS_TXRIS: usize = 0x00000020;
pub const UART_RIS_RXRIS: usize = 0x00000010;
pub const UART_RIS_CTSRIS: usize = 0x00000002;
pub const UART_MIS_LME5MIS: usize = 0x00008000;
pub const UART_MIS_LME1MIS: usize = 0x00004000;
pub const UART_MIS_LMSBMIS: usize = 0x00002000;
pub const UART_MIS_9BITMIS: usize = 0x00001000;
pub const UART_MIS_OEMIS: usize = 0x00000400;
pub const UART_MIS_BEMIS: usize = 0x00000200;
pub const UART_MIS_PEMIS: usize = 0x00000100;
pub const UART_MIS_FEMIS: usize = 0x00000080;
pub const UART_MIS_RTMIS: usize = 0x00000040;
pub const UART_MIS_TXMIS: usize = 0x00000020;
pub const UART_MIS_RXMIS: usize = 0x00000010;
pub const UART_MIS_CTSMIS: usize = 0x00000002;
pub const UART_ICR_LME5IC: usize = 0x00008000;
pub const UART_ICR_LME1IC: usize = 0x00004000;
pub const UART_ICR_LMSBIC: usize = 0x00002000;
pub const UART_ICR_9BITIC: usize = 0x00001000;
pub const UART_ICR_OEIC: usize = 0x00000400;
pub const UART_ICR_BEIC: usize = 0x00000200;
pub const UART_ICR_PEIC: usize = 0x00000100;
pub const UART_ICR_FEIC: usize = 0x00000080;
pub const UART_ICR_RTIC: usize = 0x00000040;
pub const UART_ICR_TXIC: usize = 0x00000020;
pub const UART_ICR_RXIC: usize = 0x00000010;
pub const UART_ICR_CTSMIC: usize = 0x00000002;
pub const UART_DMACTL_DMAERR: usize = 0x00000004;
pub const UART_DMACTL_TXDMAE: usize = 0x00000002;
pub const UART_DMACTL_RXDMAE: usize = 0x00000001;
pub const UART_LCTL_BLEN_M: usize = 0x00000030;
pub const UART_LCTL_BLEN_13T: usize = 0x00000000;
pub const UART_LCTL_BLEN_14T: usize = 0x00000010;
pub const UART_LCTL_BLEN_15T: usize = 0x00000020;
pub const UART_LCTL_BLEN_16T: usize = 0x00000030;
pub const UART_LCTL_MASTER: usize = 0x00000001;
pub const UART_LSS_TSS_M: usize = 0x0000FFFF;
pub const UART_LSS_TSS_S: usize = 0;
pub const UART_LTIM_TIMER_M: usize = 0x0000FFFF;
pub const UART_LTIM_TIMER_S: usize = 0;
pub const UART_9BITADDR_9BITEN: usize = 0x00008000;
pub const UART_9BITADDR_ADDR_M: usize = 0x000000FF;
pub const UART_9BITADDR_ADDR_S: usize = 0;
pub const UART_9BITAMASK_MASK_M: usize = 0x000000FF;
pub const UART_9BITAMASK_MASK_S: usize = 0;
pub const UART_PP_NB: usize = 0x00000002;
pub const UART_PP_SC: usize = 0x00000001;
pub const UART_CC_CS_M: usize = 0x0000000F;
pub const UART_CC_CS_SYSCLK: usize = 0x00000000;
pub const UART_CC_CS_PIOSC: usize = 0x00000005;
pub const I2C_MSA_SA_M: usize = 0x000000FE;
pub const I2C_MSA_RS: usize = 0x00000001;
pub const I2C_MSA_SA_S: usize = 1;
pub const I2C_SOAR_OAR_M: usize = 0x0000007F;
pub const I2C_SOAR_OAR_S: usize = 0;
pub const I2C_SCSR_OAR2SEL: usize = 0x00000008;
pub const I2C_SCSR_FBR: usize = 0x00000004;
pub const I2C_SCSR_TREQ: usize = 0x00000002;
pub const I2C_SCSR_DA: usize = 0x00000001;
pub const I2C_SCSR_RREQ: usize = 0x00000001;
pub const I2C_MCS_CLKTO: usize = 0x00000080;
pub const I2C_MCS_BUSBSY: usize = 0x00000040;
pub const I2C_MCS_IDLE: usize = 0x00000020;
pub const I2C_MCS_ARBLST: usize = 0x00000010;
pub const I2C_MCS_HS: usize = 0x00000010;
pub const I2C_MCS_ACK: usize = 0x00000008;
pub const I2C_MCS_DATACK: usize = 0x00000008;
pub const I2C_MCS_ADRACK: usize = 0x00000004;
pub const I2C_MCS_STOP: usize = 0x00000004;
pub const I2C_MCS_ERROR: usize = 0x00000002;
pub const I2C_MCS_START: usize = 0x00000002;
pub const I2C_MCS_RUN: usize = 0x00000001;
pub const I2C_MCS_BUSY: usize = 0x00000001;
pub const I2C_SDR_DATA_M: usize = 0x000000FF;
pub const I2C_SDR_DATA_S: usize = 0;
pub const I2C_MDR_DATA_M: usize = 0x000000FF;
pub const I2C_MDR_DATA_S: usize = 0;
pub const I2C_MTPR_HS: usize = 0x00000080;
pub const I2C_MTPR_TPR_M: usize = 0x0000007F;
pub const I2C_MTPR_TPR_S: usize = 0;
pub const I2C_SIMR_STOPIM: usize = 0x00000004;
pub const I2C_SIMR_STARTIM: usize = 0x00000002;
pub const I2C_SIMR_DATAIM: usize = 0x00000001;
pub const I2C_SRIS_STOPRIS: usize = 0x00000004;
pub const I2C_SRIS_STARTRIS: usize = 0x00000002;
pub const I2C_SRIS_DATARIS: usize = 0x00000001;
pub const I2C_MIMR_CLKIM: usize = 0x00000002;
pub const I2C_MIMR_IM: usize = 0x00000001;
pub const I2C_MRIS_CLKRIS: usize = 0x00000002;
pub const I2C_MRIS_RIS: usize = 0x00000001;
pub const I2C_SMIS_STOPMIS: usize = 0x00000004;
pub const I2C_SMIS_STARTMIS: usize = 0x00000002;
pub const I2C_SMIS_DATAMIS: usize = 0x00000001;
pub const I2C_SICR_STOPIC: usize = 0x00000004;
pub const I2C_SICR_STARTIC: usize = 0x00000002;
pub const I2C_SICR_DATAIC: usize = 0x00000001;
pub const I2C_MMIS_CLKMIS: usize = 0x00000002;
pub const I2C_MMIS_MIS: usize = 0x00000001;
pub const I2C_MICR_CLKIC: usize = 0x00000002;
pub const I2C_MICR_IC: usize = 0x00000001;
pub const I2C_SOAR2_OAR2EN: usize = 0x00000080;
pub const I2C_SOAR2_OAR2_M: usize = 0x0000007F;
pub const I2C_SOAR2_OAR2_S: usize = 0;
pub const I2C_MCR_SFE: usize = 0x00000020;
pub const I2C_MCR_MFE: usize = 0x00000010;
pub const I2C_MCR_LPBK: usize = 0x00000001;
pub const I2C_SACKCTL_ACKOVAL: usize = 0x00000002;
pub const I2C_SACKCTL_ACKOEN: usize = 0x00000001;
pub const I2C_MCLKOCNT_CNTL_M: usize = 0x000000FF;
pub const I2C_MCLKOCNT_CNTL_S: usize = 0;
pub const I2C_MBMON_SDA: usize = 0x00000002;
pub const I2C_MBMON_SCL: usize = 0x00000001;
pub const I2C_PP_HS: usize = 0x00000001;
pub const I2C_PC_HS: usize = 0x00000001;
pub const TIMER_CFG_M: usize = 0x00000007;
pub const TIMER_CFG_32_BIT_TIMER: usize = 0x00000000;
pub const TIMER_CFG_32_BIT_RTC: usize = 0x00000001;
pub const TIMER_CFG_16_BIT: usize = 0x00000004;
pub const TIMER_TAMR_TAPLO: usize = 0x00000800;
pub const TIMER_TAMR_TAMRSU: usize = 0x00000400;
pub const TIMER_TAMR_TAPWMIE: usize = 0x00000200;
pub const TIMER_TAMR_TAILD: usize = 0x00000100;
pub const TIMER_TAMR_TASNAPS: usize = 0x00000080;
pub const TIMER_TAMR_TAWOT: usize = 0x00000040;
pub const TIMER_TAMR_TAMIE: usize = 0x00000020;
pub const TIMER_TAMR_TACDIR: usize = 0x00000010;
pub const TIMER_TAMR_TAAMS: usize = 0x00000008;
pub const TIMER_TAMR_TACMR: usize = 0x00000004;
pub const TIMER_TAMR_TAMR_M: usize = 0x00000003;
pub const TIMER_TAMR_TAMR_1_SHOT: usize = 0x00000001;
pub const TIMER_TAMR_TAMR_PERIOD: usize = 0x00000002;
pub const TIMER_TAMR_TAMR_CAP: usize = 0x00000003;
pub const TIMER_TBMR_TBPLO: usize = 0x00000800;
pub const TIMER_TBMR_TBMRSU: usize = 0x00000400;
pub const TIMER_TBMR_TBPWMIE: usize = 0x00000200;
pub const TIMER_TBMR_TBILD: usize = 0x00000100;
pub const TIMER_TBMR_TBSNAPS: usize = 0x00000080;
pub const TIMER_TBMR_TBWOT: usize = 0x00000040;
pub const TIMER_TBMR_TBMIE: usize = 0x00000020;
pub const TIMER_TBMR_TBCDIR: usize = 0x00000010;
pub const TIMER_TBMR_TBAMS: usize = 0x00000008;
pub const TIMER_TBMR_TBCMR: usize = 0x00000004;
pub const TIMER_TBMR_TBMR_M: usize = 0x00000003;
pub const TIMER_TBMR_TBMR_1_SHOT: usize = 0x00000001;
pub const TIMER_TBMR_TBMR_PERIOD: usize = 0x00000002;
pub const TIMER_TBMR_TBMR_CAP: usize = 0x00000003;
pub const TIMER_CTL_TBPWML: usize = 0x00004000;
pub const TIMER_CTL_TBOTE: usize = 0x00002000;
pub const TIMER_CTL_TBEVENT_M: usize = 0x00000C00;
pub const TIMER_CTL_TBEVENT_POS: usize = 0x00000000;
pub const TIMER_CTL_TBEVENT_NEG: usize = 0x00000400;
pub const TIMER_CTL_TBEVENT_BOTH: usize = 0x00000C00;
pub const TIMER_CTL_TBSTALL: usize = 0x00000200;
pub const TIMER_CTL_TBEN: usize = 0x00000100;
pub const TIMER_CTL_TAPWML: usize = 0x00000040;
pub const TIMER_CTL_TAOTE: usize = 0x00000020;
pub const TIMER_CTL_RTCEN: usize = 0x00000010;
pub const TIMER_CTL_TAEVENT_M: usize = 0x0000000C;
pub const TIMER_CTL_TAEVENT_POS: usize = 0x00000000;
pub const TIMER_CTL_TAEVENT_NEG: usize = 0x00000004;
pub const TIMER_CTL_TAEVENT_BOTH: usize = 0x0000000C;
pub const TIMER_CTL_TASTALL: usize = 0x00000002;
pub const TIMER_CTL_TAEN: usize = 0x00000001;
pub const TIMER_SYNC_SYNCWT5_M: usize = 0x00C00000;
pub const TIMER_SYNC_SYNCWT5_NONE: usize = 0x00000000;
pub const TIMER_SYNC_SYNCWT5_TA: usize = 0x00400000;
pub const TIMER_SYNC_SYNCWT5_TB: usize = 0x00800000;
pub const TIMER_SYNC_SYNCWT5_TATB: usize = 0x00C00000;
pub const TIMER_SYNC_SYNCWT4_M: usize = 0x00300000;
pub const TIMER_SYNC_SYNCWT4_NONE: usize = 0x00000000;
pub const TIMER_SYNC_SYNCWT4_TA: usize = 0x00100000;
pub const TIMER_SYNC_SYNCWT4_TB: usize = 0x00200000;
pub const TIMER_SYNC_SYNCWT4_TATB: usize = 0x00300000;
pub const TIMER_SYNC_SYNCWT3_M: usize = 0x000C0000;
pub const TIMER_SYNC_SYNCWT3_NONE: usize = 0x00000000;
pub const TIMER_SYNC_SYNCWT3_TA: usize = 0x00040000;
pub const TIMER_SYNC_SYNCWT3_TB: usize = 0x00080000;
pub const TIMER_SYNC_SYNCWT3_TATB: usize = 0x000C0000;
pub const TIMER_SYNC_SYNCWT2_M: usize = 0x00030000;
pub const TIMER_SYNC_SYNCWT2_NONE: usize = 0x00000000;
pub const TIMER_SYNC_SYNCWT2_TA: usize = 0x00010000;
pub const TIMER_SYNC_SYNCWT2_TB: usize = 0x00020000;
pub const TIMER_SYNC_SYNCWT2_TATB: usize = 0x00030000;
pub const TIMER_SYNC_SYNCWT1_M: usize = 0x0000C000;
pub const TIMER_SYNC_SYNCWT1_NONE: usize = 0x00000000;
pub const TIMER_SYNC_SYNCWT1_TA: usize = 0x00004000;
pub const TIMER_SYNC_SYNCWT1_TB: usize = 0x00008000;
pub const TIMER_SYNC_SYNCWT1_TATB: usize = 0x0000C000;
pub const TIMER_SYNC_SYNCWT0_M: usize = 0x00003000;
pub const TIMER_SYNC_SYNCWT0_NONE: usize = 0x00000000;
pub const TIMER_SYNC_SYNCWT0_TA: usize = 0x00001000;
pub const TIMER_SYNC_SYNCWT0_TB: usize = 0x00002000;
pub const TIMER_SYNC_SYNCWT0_TATB: usize = 0x00003000;
pub const TIMER_SYNC_SYNCT5_M: usize = 0x00000C00;
pub const TIMER_SYNC_SYNCT5_NONE: usize = 0x00000000;
pub const TIMER_SYNC_SYNCT5_TA: usize = 0x00000400;
pub const TIMER_SYNC_SYNCT5_TB: usize = 0x00000800;
pub const TIMER_SYNC_SYNCT5_TATB: usize = 0x00000C00;
pub const TIMER_SYNC_SYNCT4_M: usize = 0x00000300;
pub const TIMER_SYNC_SYNCT4_NONE: usize = 0x00000000;
pub const TIMER_SYNC_SYNCT4_TA: usize = 0x00000100;
pub const TIMER_SYNC_SYNCT4_TB: usize = 0x00000200;
pub const TIMER_SYNC_SYNCT4_TATB: usize = 0x00000300;
pub const TIMER_SYNC_SYNCT3_M: usize = 0x000000C0;
pub const TIMER_SYNC_SYNCT3_NONE: usize = 0x00000000;
pub const TIMER_SYNC_SYNCT3_TA: usize = 0x00000040;
pub const TIMER_SYNC_SYNCT3_TB: usize = 0x00000080;
pub const TIMER_SYNC_SYNCT3_TATB: usize = 0x000000C0;
pub const TIMER_SYNC_SYNCT2_M: usize = 0x00000030;
pub const TIMER_SYNC_SYNCT2_NONE: usize = 0x00000000;
pub const TIMER_SYNC_SYNCT2_TA: usize = 0x00000010;
pub const TIMER_SYNC_SYNCT2_TB: usize = 0x00000020;
pub const TIMER_SYNC_SYNCT2_TATB: usize = 0x00000030;
pub const TIMER_SYNC_SYNCT1_M: usize = 0x0000000C;
pub const TIMER_SYNC_SYNCT1_NONE: usize = 0x00000000;
pub const TIMER_SYNC_SYNCT1_TA: usize = 0x00000004;
pub const TIMER_SYNC_SYNCT1_TB: usize = 0x00000008;
pub const TIMER_SYNC_SYNCT1_TATB: usize = 0x0000000C;
pub const TIMER_SYNC_SYNCT0_M: usize = 0x00000003;
pub const TIMER_SYNC_SYNCT0_NONE: usize = 0x00000000;
pub const TIMER_SYNC_SYNCT0_TA: usize = 0x00000001;
pub const TIMER_SYNC_SYNCT0_TB: usize = 0x00000002;
pub const TIMER_SYNC_SYNCT0_TATB: usize = 0x00000003;
pub const TIMER_IMR_WUEIM: usize = 0x00010000;
pub const TIMER_IMR_TBMIM: usize = 0x00000800;
pub const TIMER_IMR_CBEIM: usize = 0x00000400;
pub const TIMER_IMR_CBMIM: usize = 0x00000200;
pub const TIMER_IMR_TBTOIM: usize = 0x00000100;
pub const TIMER_IMR_TAMIM: usize = 0x00000010;
pub const TIMER_IMR_RTCIM: usize = 0x00000008;
pub const TIMER_IMR_CAEIM: usize = 0x00000004;
pub const TIMER_IMR_CAMIM: usize = 0x00000002;
pub const TIMER_IMR_TATOIM: usize = 0x00000001;
pub const TIMER_RIS_WUERIS: usize = 0x00010000;
pub const TIMER_RIS_TBMRIS: usize = 0x00000800;
pub const TIMER_RIS_CBERIS: usize = 0x00000400;
pub const TIMER_RIS_CBMRIS: usize = 0x00000200;
pub const TIMER_RIS_TBTORIS: usize = 0x00000100;
pub const TIMER_RIS_TAMRIS: usize = 0x00000010;
pub const TIMER_RIS_RTCRIS: usize = 0x00000008;
pub const TIMER_RIS_CAERIS: usize = 0x00000004;
pub const TIMER_RIS_CAMRIS: usize = 0x00000002;
pub const TIMER_RIS_TATORIS: usize = 0x00000001;
pub const TIMER_MIS_WUEMIS: usize = 0x00010000;
pub const TIMER_MIS_TBMMIS: usize = 0x00000800;
pub const TIMER_MIS_CBEMIS: usize = 0x00000400;
pub const TIMER_MIS_CBMMIS: usize = 0x00000200;
pub const TIMER_MIS_TBTOMIS: usize = 0x00000100;
pub const TIMER_MIS_TAMMIS: usize = 0x00000010;
pub const TIMER_MIS_RTCMIS: usize = 0x00000008;
pub const TIMER_MIS_CAEMIS: usize = 0x00000004;
pub const TIMER_MIS_CAMMIS: usize = 0x00000002;
pub const TIMER_MIS_TATOMIS: usize = 0x00000001;
pub const TIMER_ICR_WUECINT: usize = 0x00010000;
pub const TIMER_ICR_TBMCINT: usize = 0x00000800;
pub const TIMER_ICR_CBECINT: usize = 0x00000400;
pub const TIMER_ICR_CBMCINT: usize = 0x00000200;
pub const TIMER_ICR_TBTOCINT: usize = 0x00000100;
pub const TIMER_ICR_TAMCINT: usize = 0x00000010;
pub const TIMER_ICR_RTCCINT: usize = 0x00000008;
pub const TIMER_ICR_CAECINT: usize = 0x00000004;
pub const TIMER_ICR_CAMCINT: usize = 0x00000002;
pub const TIMER_ICR_TATOCINT: usize = 0x00000001;
pub const TIMER_TAILR_M: usize = 0xFFFFFFFF;
pub const TIMER_TAILR_S: usize = 0;
pub const TIMER_TBILR_M: usize = 0xFFFFFFFF;
pub const TIMER_TBILR_S: usize = 0;
pub const TIMER_TAMATCHR_TAMR_M: usize = 0xFFFFFFFF;
pub const TIMER_TAMATCHR_TAMR_S: usize = 0;
pub const TIMER_TBMATCHR_TBMR_M: usize = 0xFFFFFFFF;
pub const TIMER_TBMATCHR_TBMR_S: usize = 0;
pub const TIMER_TAPR_TAPSRH_M: usize = 0x0000FF00;
pub const TIMER_TAPR_TAPSR_M: usize = 0x000000FF;
pub const TIMER_TAPR_TAPSRH_S: usize = 8;
pub const TIMER_TAPR_TAPSR_S: usize = 0;
pub const TIMER_TBPR_TBPSRH_M: usize = 0x0000FF00;
pub const TIMER_TBPR_TBPSR_M: usize = 0x000000FF;
pub const TIMER_TBPR_TBPSRH_S: usize = 8;
pub const TIMER_TBPR_TBPSR_S: usize = 0;
pub const TIMER_TAPMR_TAPSMRH_M: usize = 0x0000FF00;
pub const TIMER_TAPMR_TAPSMR_M: usize = 0x000000FF;
pub const TIMER_TAPMR_TAPSMRH_S: usize = 8;
pub const TIMER_TAPMR_TAPSMR_S: usize = 0;
pub const TIMER_TBPMR_TBPSMRH_M: usize = 0x0000FF00;
pub const TIMER_TBPMR_TBPSMR_M: usize = 0x000000FF;
pub const TIMER_TBPMR_TBPSMRH_S: usize = 8;
pub const TIMER_TBPMR_TBPSMR_S: usize = 0;
pub const TIMER_TAR_M: usize = 0xFFFFFFFF;
pub const TIMER_TAR_S: usize = 0;
pub const TIMER_TBR_M: usize = 0xFFFFFFFF;
pub const TIMER_TBR_S: usize = 0;
pub const TIMER_TAV_M: usize = 0xFFFFFFFF;
pub const TIMER_TAV_S: usize = 0;
pub const TIMER_TBV_M: usize = 0xFFFFFFFF;
pub const TIMER_TBV_S: usize = 0;
pub const TIMER_RTCPD_RTCPD_M: usize = 0x0000FFFF;
pub const TIMER_RTCPD_RTCPD_S: usize = 0;
pub const TIMER_TAPS_PSS_M: usize = 0x0000FFFF;
pub const TIMER_TAPS_PSS_S: usize = 0;
pub const TIMER_TBPS_PSS_M: usize = 0x0000FFFF;
pub const TIMER_TBPS_PSS_S: usize = 0;
pub const TIMER_TAPV_PSV_M: usize = 0x0000FFFF;
pub const TIMER_TAPV_PSV_S: usize = 0;
pub const TIMER_TBPV_PSV_M: usize = 0x0000FFFF;
pub const TIMER_TBPV_PSV_S: usize = 0;
pub const TIMER_PP_SIZE_M: usize = 0x0000000F;
pub const TIMER_PP_SIZE_16: usize = 0x00000000;
pub const TIMER_PP_SIZE_32: usize = 0x00000001;
pub const ADC_ACTSS_ASEN3: usize = 0x00000008;
pub const ADC_ACTSS_ASEN2: usize = 0x00000004;
pub const ADC_ACTSS_ASEN1: usize = 0x00000002;
pub const ADC_ACTSS_ASEN0: usize = 0x00000001;
pub const ADC_RIS_INRDC: usize = 0x00010000;
pub const ADC_RIS_INR3: usize = 0x00000008;
pub const ADC_RIS_INR2: usize = 0x00000004;
pub const ADC_RIS_INR1: usize = 0x00000002;
pub const ADC_RIS_INR0: usize = 0x00000001;
pub const ADC_IM_DCONSS3: usize = 0x00080000;
pub const ADC_IM_DCONSS2: usize = 0x00040000;
pub const ADC_IM_DCONSS1: usize = 0x00020000;
pub const ADC_IM_DCONSS0: usize = 0x00010000;
pub const ADC_IM_MASK3: usize = 0x00000008;
pub const ADC_IM_MASK2: usize = 0x00000004;
pub const ADC_IM_MASK1: usize = 0x00000002;
pub const ADC_IM_MASK0: usize = 0x00000001;
pub const ADC_ISC_DCINSS3: usize = 0x00080000;
pub const ADC_ISC_DCINSS2: usize = 0x00040000;
pub const ADC_ISC_DCINSS1: usize = 0x00020000;
pub const ADC_ISC_DCINSS0: usize = 0x00010000;
pub const ADC_ISC_IN3: usize = 0x00000008;
pub const ADC_ISC_IN2: usize = 0x00000004;
pub const ADC_ISC_IN1: usize = 0x00000002;
pub const ADC_ISC_IN0: usize = 0x00000001;
pub const ADC_OSTAT_OV3: usize = 0x00000008;
pub const ADC_OSTAT_OV2: usize = 0x00000004;
pub const ADC_OSTAT_OV1: usize = 0x00000002;
pub const ADC_OSTAT_OV0: usize = 0x00000001;
pub const ADC_EMUX_EM3_M: usize = 0x0000F000;
pub const ADC_EMUX_EM3_PROCESSOR: usize = 0x00000000;
pub const ADC_EMUX_EM3_COMP0: usize = 0x00001000;
pub const ADC_EMUX_EM3_COMP1: usize = 0x00002000;
pub const ADC_EMUX_EM3_EXTERNAL: usize = 0x00004000;
pub const ADC_EMUX_EM3_TIMER: usize = 0x00005000;
pub const ADC_EMUX_EM3_ALWAYS: usize = 0x0000F000;
pub const ADC_EMUX_EM2_M: usize = 0x00000F00;
pub const ADC_EMUX_EM2_PROCESSOR: usize = 0x00000000;
pub const ADC_EMUX_EM2_COMP0: usize = 0x00000100;
pub const ADC_EMUX_EM2_COMP1: usize = 0x00000200;
pub const ADC_EMUX_EM2_EXTERNAL: usize = 0x00000400;
pub const ADC_EMUX_EM2_TIMER: usize = 0x00000500;
pub const ADC_EMUX_EM2_ALWAYS: usize = 0x00000F00;
pub const ADC_EMUX_EM1_M: usize = 0x000000F0;
pub const ADC_EMUX_EM1_PROCESSOR: usize = 0x00000000;
pub const ADC_EMUX_EM1_COMP0: usize = 0x00000010;
pub const ADC_EMUX_EM1_COMP1: usize = 0x00000020;
pub const ADC_EMUX_EM1_EXTERNAL: usize = 0x00000040;
pub const ADC_EMUX_EM1_TIMER: usize = 0x00000050;
pub const ADC_EMUX_EM1_ALWAYS: usize = 0x000000F0;
pub const ADC_EMUX_EM0_M: usize = 0x0000000F;
pub const ADC_EMUX_EM0_PROCESSOR: usize = 0x00000000;
pub const ADC_EMUX_EM0_COMP0: usize = 0x00000001;
pub const ADC_EMUX_EM0_COMP1: usize = 0x00000002;
pub const ADC_EMUX_EM0_EXTERNAL: usize = 0x00000004;
pub const ADC_EMUX_EM0_TIMER: usize = 0x00000005;
pub const ADC_EMUX_EM0_ALWAYS: usize = 0x0000000F;
pub const ADC_USTAT_UV3: usize = 0x00000008;
pub const ADC_USTAT_UV2: usize = 0x00000004;
pub const ADC_USTAT_UV1: usize = 0x00000002;
pub const ADC_USTAT_UV0: usize = 0x00000001;
pub const ADC_SSPRI_SS3_M: usize = 0x00003000;
pub const ADC_SSPRI_SS3_1ST: usize = 0x00000000;
pub const ADC_SSPRI_SS3_2ND: usize = 0x00001000;
pub const ADC_SSPRI_SS3_3RD: usize = 0x00002000;
pub const ADC_SSPRI_SS3_4TH: usize = 0x00003000;
pub const ADC_SSPRI_SS2_M: usize = 0x00000300;
pub const ADC_SSPRI_SS2_1ST: usize = 0x00000000;
pub const ADC_SSPRI_SS2_2ND: usize = 0x00000100;
pub const ADC_SSPRI_SS2_3RD: usize = 0x00000200;
pub const ADC_SSPRI_SS2_4TH: usize = 0x00000300;
pub const ADC_SSPRI_SS1_M: usize = 0x00000030;
pub const ADC_SSPRI_SS1_1ST: usize = 0x00000000;
pub const ADC_SSPRI_SS1_2ND: usize = 0x00000010;
pub const ADC_SSPRI_SS1_3RD: usize = 0x00000020;
pub const ADC_SSPRI_SS1_4TH: usize = 0x00000030;
pub const ADC_SSPRI_SS0_M: usize = 0x00000003;
pub const ADC_SSPRI_SS0_1ST: usize = 0x00000000;
pub const ADC_SSPRI_SS0_2ND: usize = 0x00000001;
pub const ADC_SSPRI_SS0_3RD: usize = 0x00000002;
pub const ADC_SSPRI_SS0_4TH: usize = 0x00000003;
pub const ADC_SPC_PHASE_M: usize = 0x0000000F;
pub const ADC_SPC_PHASE_0: usize = 0x00000000;
pub const ADC_SPC_PHASE_22_5: usize = 0x00000001;
pub const ADC_SPC_PHASE_45: usize = 0x00000002;
pub const ADC_SPC_PHASE_67_5: usize = 0x00000003;
pub const ADC_SPC_PHASE_90: usize = 0x00000004;
pub const ADC_SPC_PHASE_112_5: usize = 0x00000005;
pub const ADC_SPC_PHASE_135: usize = 0x00000006;
pub const ADC_SPC_PHASE_157_5: usize = 0x00000007;
pub const ADC_SPC_PHASE_180: usize = 0x00000008;
pub const ADC_SPC_PHASE_202_5: usize = 0x00000009;
pub const ADC_SPC_PHASE_225: usize = 0x0000000A;
pub const ADC_SPC_PHASE_247_5: usize = 0x0000000B;
pub const ADC_SPC_PHASE_270: usize = 0x0000000C;
pub const ADC_SPC_PHASE_292_5: usize = 0x0000000D;
pub const ADC_SPC_PHASE_315: usize = 0x0000000E;
pub const ADC_SPC_PHASE_337_5: usize = 0x0000000F;
pub const ADC_PSSI_GSYNC: usize = 0x80000000;
pub const ADC_PSSI_SYNCWAIT: usize = 0x08000000;
pub const ADC_PSSI_SS3: usize = 0x00000008;
pub const ADC_PSSI_SS2: usize = 0x00000004;
pub const ADC_PSSI_SS1: usize = 0x00000002;
pub const ADC_PSSI_SS0: usize = 0x00000001;
pub const ADC_SAC_AVG_M: usize = 0x00000007;
pub const ADC_SAC_AVG_OFF: usize = 0x00000000;
pub const ADC_SAC_AVG_2X: usize = 0x00000001;
pub const ADC_SAC_AVG_4X: usize = 0x00000002;
pub const ADC_SAC_AVG_8X: usize = 0x00000003;
pub const ADC_SAC_AVG_16X: usize = 0x00000004;
pub const ADC_SAC_AVG_32X: usize = 0x00000005;
pub const ADC_SAC_AVG_64X: usize = 0x00000006;
pub const ADC_DCISC_DCINT7: usize = 0x00000080;
pub const ADC_DCISC_DCINT6: usize = 0x00000040;
pub const ADC_DCISC_DCINT5: usize = 0x00000020;
pub const ADC_DCISC_DCINT4: usize = 0x00000010;
pub const ADC_DCISC_DCINT3: usize = 0x00000008;
pub const ADC_DCISC_DCINT2: usize = 0x00000004;
pub const ADC_DCISC_DCINT1: usize = 0x00000002;
pub const ADC_DCISC_DCINT0: usize = 0x00000001;
pub const ADC_SSMUX0_MUX7_M: usize = 0xF0000000;
pub const ADC_SSMUX0_MUX6_M: usize = 0x0F000000;
pub const ADC_SSMUX0_MUX5_M: usize = 0x00F00000;
pub const ADC_SSMUX0_MUX4_M: usize = 0x000F0000;
pub const ADC_SSMUX0_MUX3_M: usize = 0x0000F000;
pub const ADC_SSMUX0_MUX2_M: usize = 0x00000F00;
pub const ADC_SSMUX0_MUX1_M: usize = 0x000000F0;
pub const ADC_SSMUX0_MUX0_M: usize = 0x0000000F;
pub const ADC_SSMUX0_MUX7_S: usize = 28;
pub const ADC_SSMUX0_MUX6_S: usize = 24;
pub const ADC_SSMUX0_MUX5_S: usize = 20;
pub const ADC_SSMUX0_MUX4_S: usize = 16;
pub const ADC_SSMUX0_MUX3_S: usize = 12;
pub const ADC_SSMUX0_MUX2_S: usize = 8;
pub const ADC_SSMUX0_MUX1_S: usize = 4;
pub const ADC_SSMUX0_MUX0_S: usize = 0;
pub const ADC_SSCTL0_TS7: usize = 0x80000000;
pub const ADC_SSCTL0_IE7: usize = 0x40000000;
pub const ADC_SSCTL0_END7: usize = 0x20000000;
pub const ADC_SSCTL0_D7: usize = 0x10000000;
pub const ADC_SSCTL0_TS6: usize = 0x08000000;
pub const ADC_SSCTL0_IE6: usize = 0x04000000;
pub const ADC_SSCTL0_END6: usize = 0x02000000;
pub const ADC_SSCTL0_D6: usize = 0x01000000;
pub const ADC_SSCTL0_TS5: usize = 0x00800000;
pub const ADC_SSCTL0_IE5: usize = 0x00400000;
pub const ADC_SSCTL0_END5: usize = 0x00200000;
pub const ADC_SSCTL0_D5: usize = 0x00100000;
pub const ADC_SSCTL0_TS4: usize = 0x00080000;
pub const ADC_SSCTL0_IE4: usize = 0x00040000;
pub const ADC_SSCTL0_END4: usize = 0x00020000;
pub const ADC_SSCTL0_D4: usize = 0x00010000;
pub const ADC_SSCTL0_TS3: usize = 0x00008000;
pub const ADC_SSCTL0_IE3: usize = 0x00004000;
pub const ADC_SSCTL0_END3: usize = 0x00002000;
pub const ADC_SSCTL0_D3: usize = 0x00001000;
pub const ADC_SSCTL0_TS2: usize = 0x00000800;
pub const ADC_SSCTL0_IE2: usize = 0x00000400;
pub const ADC_SSCTL0_END2: usize = 0x00000200;
pub const ADC_SSCTL0_D2: usize = 0x00000100;
pub const ADC_SSCTL0_TS1: usize = 0x00000080;
pub const ADC_SSCTL0_IE1: usize = 0x00000040;
pub const ADC_SSCTL0_END1: usize = 0x00000020;
pub const ADC_SSCTL0_D1: usize = 0x00000010;
pub const ADC_SSCTL0_TS0: usize = 0x00000008;
pub const ADC_SSCTL0_IE0: usize = 0x00000004;
pub const ADC_SSCTL0_END0: usize = 0x00000002;
pub const ADC_SSCTL0_D0: usize = 0x00000001;
pub const ADC_SSFIFO0_DATA_M: usize = 0x00000FFF;
pub const ADC_SSFIFO0_DATA_S: usize = 0;
pub const ADC_SSFSTAT0_FULL: usize = 0x00001000;
pub const ADC_SSFSTAT0_EMPTY: usize = 0x00000100;
pub const ADC_SSFSTAT0_HPTR_M: usize = 0x000000F0;
pub const ADC_SSFSTAT0_TPTR_M: usize = 0x0000000F;
pub const ADC_SSFSTAT0_HPTR_S: usize = 4;
pub const ADC_SSFSTAT0_TPTR_S: usize = 0;
pub const ADC_SSOP0_S7DCOP: usize = 0x10000000;
pub const ADC_SSOP0_S6DCOP: usize = 0x01000000;
pub const ADC_SSOP0_S5DCOP: usize = 0x00100000;
pub const ADC_SSOP0_S4DCOP: usize = 0x00010000;
pub const ADC_SSOP0_S3DCOP: usize = 0x00001000;
pub const ADC_SSOP0_S2DCOP: usize = 0x00000100;
pub const ADC_SSOP0_S1DCOP: usize = 0x00000010;
pub const ADC_SSOP0_S0DCOP: usize = 0x00000001;
pub const ADC_SSDC0_S7DCSEL_M: usize = 0xF0000000;
pub const ADC_SSDC0_S6DCSEL_M: usize = 0x0F000000;
pub const ADC_SSDC0_S5DCSEL_M: usize = 0x00F00000;
pub const ADC_SSDC0_S4DCSEL_M: usize = 0x000F0000;
pub const ADC_SSDC0_S3DCSEL_M: usize = 0x0000F000;
pub const ADC_SSDC0_S2DCSEL_M: usize = 0x00000F00;
pub const ADC_SSDC0_S1DCSEL_M: usize = 0x000000F0;
pub const ADC_SSDC0_S0DCSEL_M: usize = 0x0000000F;
pub const ADC_SSDC0_S6DCSEL_S: usize = 24;
pub const ADC_SSDC0_S5DCSEL_S: usize = 20;
pub const ADC_SSDC0_S4DCSEL_S: usize = 16;
pub const ADC_SSDC0_S3DCSEL_S: usize = 12;
pub const ADC_SSDC0_S2DCSEL_S: usize = 8;
pub const ADC_SSDC0_S1DCSEL_S: usize = 4;
pub const ADC_SSDC0_S0DCSEL_S: usize = 0;
pub const ADC_SSMUX1_MUX3_M: usize = 0x0000F000;
pub const ADC_SSMUX1_MUX2_M: usize = 0x00000F00;
pub const ADC_SSMUX1_MUX1_M: usize = 0x000000F0;
pub const ADC_SSMUX1_MUX0_M: usize = 0x0000000F;
pub const ADC_SSMUX1_MUX3_S: usize = 12;
pub const ADC_SSMUX1_MUX2_S: usize = 8;
pub const ADC_SSMUX1_MUX1_S: usize = 4;
pub const ADC_SSMUX1_MUX0_S: usize = 0;
pub const ADC_SSCTL1_TS3: usize = 0x00008000;
pub const ADC_SSCTL1_IE3: usize = 0x00004000;
pub const ADC_SSCTL1_END3: usize = 0x00002000;
pub const ADC_SSCTL1_D3: usize = 0x00001000;
pub const ADC_SSCTL1_TS2: usize = 0x00000800;
pub const ADC_SSCTL1_IE2: usize = 0x00000400;
pub const ADC_SSCTL1_END2: usize = 0x00000200;
pub const ADC_SSCTL1_D2: usize = 0x00000100;
pub const ADC_SSCTL1_TS1: usize = 0x00000080;
pub const ADC_SSCTL1_IE1: usize = 0x00000040;
pub const ADC_SSCTL1_END1: usize = 0x00000020;
pub const ADC_SSCTL1_D1: usize = 0x00000010;
pub const ADC_SSCTL1_TS0: usize = 0x00000008;
pub const ADC_SSCTL1_IE0: usize = 0x00000004;
pub const ADC_SSCTL1_END0: usize = 0x00000002;
pub const ADC_SSCTL1_D0: usize = 0x00000001;
pub const ADC_SSFIFO1_DATA_M: usize = 0x00000FFF;
pub const ADC_SSFIFO1_DATA_S: usize = 0;
pub const ADC_SSFSTAT1_FULL: usize = 0x00001000;
pub const ADC_SSFSTAT1_EMPTY: usize = 0x00000100;
pub const ADC_SSFSTAT1_HPTR_M: usize = 0x000000F0;
pub const ADC_SSFSTAT1_TPTR_M: usize = 0x0000000F;
pub const ADC_SSFSTAT1_HPTR_S: usize = 4;
pub const ADC_SSFSTAT1_TPTR_S: usize = 0;
pub const ADC_SSOP1_S3DCOP: usize = 0x00001000;
pub const ADC_SSOP1_S2DCOP: usize = 0x00000100;
pub const ADC_SSOP1_S1DCOP: usize = 0x00000010;
pub const ADC_SSOP1_S0DCOP: usize = 0x00000001;
pub const ADC_SSDC1_S3DCSEL_M: usize = 0x0000F000;
pub const ADC_SSDC1_S2DCSEL_M: usize = 0x00000F00;
pub const ADC_SSDC1_S1DCSEL_M: usize = 0x000000F0;
pub const ADC_SSDC1_S0DCSEL_M: usize = 0x0000000F;
pub const ADC_SSDC1_S2DCSEL_S: usize = 8;
pub const ADC_SSDC1_S1DCSEL_S: usize = 4;
pub const ADC_SSDC1_S0DCSEL_S: usize = 0;
pub const ADC_SSMUX2_MUX3_M: usize = 0x0000F000;
pub const ADC_SSMUX2_MUX2_M: usize = 0x00000F00;
pub const ADC_SSMUX2_MUX1_M: usize = 0x000000F0;
pub const ADC_SSMUX2_MUX0_M: usize = 0x0000000F;
pub const ADC_SSMUX2_MUX3_S: usize = 12;
pub const ADC_SSMUX2_MUX2_S: usize = 8;
pub const ADC_SSMUX2_MUX1_S: usize = 4;
pub const ADC_SSMUX2_MUX0_S: usize = 0;
pub const ADC_SSCTL2_TS3: usize = 0x00008000;
pub const ADC_SSCTL2_IE3: usize = 0x00004000;
pub const ADC_SSCTL2_END3: usize = 0x00002000;
pub const ADC_SSCTL2_D3: usize = 0x00001000;
pub const ADC_SSCTL2_TS2: usize = 0x00000800;
pub const ADC_SSCTL2_IE2: usize = 0x00000400;
pub const ADC_SSCTL2_END2: usize = 0x00000200;
pub const ADC_SSCTL2_D2: usize = 0x00000100;
pub const ADC_SSCTL2_TS1: usize = 0x00000080;
pub const ADC_SSCTL2_IE1: usize = 0x00000040;
pub const ADC_SSCTL2_END1: usize = 0x00000020;
pub const ADC_SSCTL2_D1: usize = 0x00000010;
pub const ADC_SSCTL2_TS0: usize = 0x00000008;
pub const ADC_SSCTL2_IE0: usize = 0x00000004;
pub const ADC_SSCTL2_END0: usize = 0x00000002;
pub const ADC_SSCTL2_D0: usize = 0x00000001;
pub const ADC_SSFIFO2_DATA_M: usize = 0x00000FFF;
pub const ADC_SSFIFO2_DATA_S: usize = 0;
pub const ADC_SSFSTAT2_FULL: usize = 0x00001000;
pub const ADC_SSFSTAT2_EMPTY: usize = 0x00000100;
pub const ADC_SSFSTAT2_HPTR_M: usize = 0x000000F0;
pub const ADC_SSFSTAT2_TPTR_M: usize = 0x0000000F;
pub const ADC_SSFSTAT2_HPTR_S: usize = 4;
pub const ADC_SSFSTAT2_TPTR_S: usize = 0;
pub const ADC_SSOP2_S3DCOP: usize = 0x00001000;
pub const ADC_SSOP2_S2DCOP: usize = 0x00000100;
pub const ADC_SSOP2_S1DCOP: usize = 0x00000010;
pub const ADC_SSOP2_S0DCOP: usize = 0x00000001;
pub const ADC_SSDC2_S3DCSEL_M: usize = 0x0000F000;
pub const ADC_SSDC2_S2DCSEL_M: usize = 0x00000F00;
pub const ADC_SSDC2_S1DCSEL_M: usize = 0x000000F0;
pub const ADC_SSDC2_S0DCSEL_M: usize = 0x0000000F;
pub const ADC_SSDC2_S2DCSEL_S: usize = 8;
pub const ADC_SSDC2_S1DCSEL_S: usize = 4;
pub const ADC_SSDC2_S0DCSEL_S: usize = 0;
pub const ADC_SSMUX3_MUX0_M: usize = 0x0000000F;
pub const ADC_SSMUX3_MUX0_S: usize = 0;
pub const ADC_SSCTL3_TS0: usize = 0x00000008;
pub const ADC_SSCTL3_IE0: usize = 0x00000004;
pub const ADC_SSCTL3_END0: usize = 0x00000002;
pub const ADC_SSCTL3_D0: usize = 0x00000001;
pub const ADC_SSFIFO3_DATA_M: usize = 0x00000FFF;
pub const ADC_SSFIFO3_DATA_S: usize = 0;
pub const ADC_SSFSTAT3_FULL: usize = 0x00001000;
pub const ADC_SSFSTAT3_EMPTY: usize = 0x00000100;
pub const ADC_SSFSTAT3_HPTR_M: usize = 0x000000F0;
pub const ADC_SSFSTAT3_TPTR_M: usize = 0x0000000F;
pub const ADC_SSFSTAT3_HPTR_S: usize = 4;
pub const ADC_SSFSTAT3_TPTR_S: usize = 0;
pub const ADC_SSOP3_S0DCOP: usize = 0x00000001;
pub const ADC_SSDC3_S0DCSEL_M: usize = 0x0000000F;
pub const ADC_DCRIC_DCTRIG7: usize = 0x00800000;
pub const ADC_DCRIC_DCTRIG6: usize = 0x00400000;
pub const ADC_DCRIC_DCTRIG5: usize = 0x00200000;
pub const ADC_DCRIC_DCTRIG4: usize = 0x00100000;
pub const ADC_DCRIC_DCTRIG3: usize = 0x00080000;
pub const ADC_DCRIC_DCTRIG2: usize = 0x00040000;
pub const ADC_DCRIC_DCTRIG1: usize = 0x00020000;
pub const ADC_DCRIC_DCTRIG0: usize = 0x00010000;
pub const ADC_DCRIC_DCINT7: usize = 0x00000080;
pub const ADC_DCRIC_DCINT6: usize = 0x00000040;
pub const ADC_DCRIC_DCINT5: usize = 0x00000020;
pub const ADC_DCRIC_DCINT4: usize = 0x00000010;
pub const ADC_DCRIC_DCINT3: usize = 0x00000008;
pub const ADC_DCRIC_DCINT2: usize = 0x00000004;
pub const ADC_DCRIC_DCINT1: usize = 0x00000002;
pub const ADC_DCRIC_DCINT0: usize = 0x00000001;
pub const ADC_DCCTL0_CIE: usize = 0x00000010;
pub const ADC_DCCTL0_CIC_M: usize = 0x0000000C;
pub const ADC_DCCTL0_CIC_LOW: usize = 0x00000000;
pub const ADC_DCCTL0_CIC_MID: usize = 0x00000004;
pub const ADC_DCCTL0_CIC_HIGH: usize = 0x0000000C;
pub const ADC_DCCTL0_CIM_M: usize = 0x00000003;
pub const ADC_DCCTL0_CIM_ALWAYS: usize = 0x00000000;
pub const ADC_DCCTL0_CIM_ONCE: usize = 0x00000001;
pub const ADC_DCCTL0_CIM_HALWAYS: usize = 0x00000002;
pub const ADC_DCCTL0_CIM_HONCE: usize = 0x00000003;
pub const ADC_DCCTL1_CIE: usize = 0x00000010;
pub const ADC_DCCTL1_CIC_M: usize = 0x0000000C;
pub const ADC_DCCTL1_CIC_LOW: usize = 0x00000000;
pub const ADC_DCCTL1_CIC_MID: usize = 0x00000004;
pub const ADC_DCCTL1_CIC_HIGH: usize = 0x0000000C;
pub const ADC_DCCTL1_CIM_M: usize = 0x00000003;
pub const ADC_DCCTL1_CIM_ALWAYS: usize = 0x00000000;
pub const ADC_DCCTL1_CIM_ONCE: usize = 0x00000001;
pub const ADC_DCCTL1_CIM_HALWAYS: usize = 0x00000002;
pub const ADC_DCCTL1_CIM_HONCE: usize = 0x00000003;
pub const ADC_DCCTL2_CIE: usize = 0x00000010;
pub const ADC_DCCTL2_CIC_M: usize = 0x0000000C;
pub const ADC_DCCTL2_CIC_LOW: usize = 0x00000000;
pub const ADC_DCCTL2_CIC_MID: usize = 0x00000004;
pub const ADC_DCCTL2_CIC_HIGH: usize = 0x0000000C;
pub const ADC_DCCTL2_CIM_M: usize = 0x00000003;
pub const ADC_DCCTL2_CIM_ALWAYS: usize = 0x00000000;
pub const ADC_DCCTL2_CIM_ONCE: usize = 0x00000001;
pub const ADC_DCCTL2_CIM_HALWAYS: usize = 0x00000002;
pub const ADC_DCCTL2_CIM_HONCE: usize = 0x00000003;
pub const ADC_DCCTL3_CIE: usize = 0x00000010;
pub const ADC_DCCTL3_CIC_M: usize = 0x0000000C;
pub const ADC_DCCTL3_CIC_LOW: usize = 0x00000000;
pub const ADC_DCCTL3_CIC_MID: usize = 0x00000004;
pub const ADC_DCCTL3_CIC_HIGH: usize = 0x0000000C;
pub const ADC_DCCTL3_CIM_M: usize = 0x00000003;
pub const ADC_DCCTL3_CIM_ALWAYS: usize = 0x00000000;
pub const ADC_DCCTL3_CIM_ONCE: usize = 0x00000001;
pub const ADC_DCCTL3_CIM_HALWAYS: usize = 0x00000002;
pub const ADC_DCCTL3_CIM_HONCE: usize = 0x00000003;
pub const ADC_DCCTL4_CIE: usize = 0x00000010;
pub const ADC_DCCTL4_CIC_M: usize = 0x0000000C;
pub const ADC_DCCTL4_CIC_LOW: usize = 0x00000000;
pub const ADC_DCCTL4_CIC_MID: usize = 0x00000004;
pub const ADC_DCCTL4_CIC_HIGH: usize = 0x0000000C;
pub const ADC_DCCTL4_CIM_M: usize = 0x00000003;
pub const ADC_DCCTL4_CIM_ALWAYS: usize = 0x00000000;
pub const ADC_DCCTL4_CIM_ONCE: usize = 0x00000001;
pub const ADC_DCCTL4_CIM_HALWAYS: usize = 0x00000002;
pub const ADC_DCCTL4_CIM_HONCE: usize = 0x00000003;
pub const ADC_DCCTL5_CIE: usize = 0x00000010;
pub const ADC_DCCTL5_CIC_M: usize = 0x0000000C;
pub const ADC_DCCTL5_CIC_LOW: usize = 0x00000000;
pub const ADC_DCCTL5_CIC_MID: usize = 0x00000004;
pub const ADC_DCCTL5_CIC_HIGH: usize = 0x0000000C;
pub const ADC_DCCTL5_CIM_M: usize = 0x00000003;
pub const ADC_DCCTL5_CIM_ALWAYS: usize = 0x00000000;
pub const ADC_DCCTL5_CIM_ONCE: usize = 0x00000001;
pub const ADC_DCCTL5_CIM_HALWAYS: usize = 0x00000002;
pub const ADC_DCCTL5_CIM_HONCE: usize = 0x00000003;
pub const ADC_DCCTL6_CIE: usize = 0x00000010;
pub const ADC_DCCTL6_CIC_M: usize = 0x0000000C;
pub const ADC_DCCTL6_CIC_LOW: usize = 0x00000000;
pub const ADC_DCCTL6_CIC_MID: usize = 0x00000004;
pub const ADC_DCCTL6_CIC_HIGH: usize = 0x0000000C;
pub const ADC_DCCTL6_CIM_M: usize = 0x00000003;
pub const ADC_DCCTL6_CIM_ALWAYS: usize = 0x00000000;
pub const ADC_DCCTL6_CIM_ONCE: usize = 0x00000001;
pub const ADC_DCCTL6_CIM_HALWAYS: usize = 0x00000002;
pub const ADC_DCCTL6_CIM_HONCE: usize = 0x00000003;
pub const ADC_DCCTL7_CIE: usize = 0x00000010;
pub const ADC_DCCTL7_CIC_M: usize = 0x0000000C;
pub const ADC_DCCTL7_CIC_LOW: usize = 0x00000000;
pub const ADC_DCCTL7_CIC_MID: usize = 0x00000004;
pub const ADC_DCCTL7_CIC_HIGH: usize = 0x0000000C;
pub const ADC_DCCTL7_CIM_M: usize = 0x00000003;
pub const ADC_DCCTL7_CIM_ALWAYS: usize = 0x00000000;
pub const ADC_DCCTL7_CIM_ONCE: usize = 0x00000001;
pub const ADC_DCCTL7_CIM_HALWAYS: usize = 0x00000002;
pub const ADC_DCCTL7_CIM_HONCE: usize = 0x00000003;
pub const ADC_DCCMP0_COMP1_M: usize = 0x0FFF0000;
pub const ADC_DCCMP0_COMP0_M: usize = 0x00000FFF;
pub const ADC_DCCMP0_COMP1_S: usize = 16;
pub const ADC_DCCMP0_COMP0_S: usize = 0;
pub const ADC_DCCMP1_COMP1_M: usize = 0x0FFF0000;
pub const ADC_DCCMP1_COMP0_M: usize = 0x00000FFF;
pub const ADC_DCCMP1_COMP1_S: usize = 16;
pub const ADC_DCCMP1_COMP0_S: usize = 0;
pub const ADC_DCCMP2_COMP1_M: usize = 0x0FFF0000;
pub const ADC_DCCMP2_COMP0_M: usize = 0x00000FFF;
pub const ADC_DCCMP2_COMP1_S: usize = 16;
pub const ADC_DCCMP2_COMP0_S: usize = 0;
pub const ADC_DCCMP3_COMP1_M: usize = 0x0FFF0000;
pub const ADC_DCCMP3_COMP0_M: usize = 0x00000FFF;
pub const ADC_DCCMP3_COMP1_S: usize = 16;
pub const ADC_DCCMP3_COMP0_S: usize = 0;
pub const ADC_DCCMP4_COMP1_M: usize = 0x0FFF0000;
pub const ADC_DCCMP4_COMP0_M: usize = 0x00000FFF;
pub const ADC_DCCMP4_COMP1_S: usize = 16;
pub const ADC_DCCMP4_COMP0_S: usize = 0;
pub const ADC_DCCMP5_COMP1_M: usize = 0x0FFF0000;
pub const ADC_DCCMP5_COMP0_M: usize = 0x00000FFF;
pub const ADC_DCCMP5_COMP1_S: usize = 16;
pub const ADC_DCCMP5_COMP0_S: usize = 0;
pub const ADC_DCCMP6_COMP1_M: usize = 0x0FFF0000;
pub const ADC_DCCMP6_COMP0_M: usize = 0x00000FFF;
pub const ADC_DCCMP6_COMP1_S: usize = 16;
pub const ADC_DCCMP6_COMP0_S: usize = 0;
pub const ADC_DCCMP7_COMP1_M: usize = 0x0FFF0000;
pub const ADC_DCCMP7_COMP0_M: usize = 0x00000FFF;
pub const ADC_DCCMP7_COMP1_S: usize = 16;
pub const ADC_DCCMP7_COMP0_S: usize = 0;
pub const ADC_PP_TS: usize = 0x00800000;
pub const ADC_PP_RSL_M: usize = 0x007C0000;
pub const ADC_PP_TYPE_M: usize = 0x00030000;
pub const ADC_PP_TYPE_SAR: usize = 0x00000000;
pub const ADC_PP_DC_M: usize = 0x0000FC00;
pub const ADC_PP_CH_M: usize = 0x000003F0;
pub const ADC_PP_MSR_M: usize = 0x0000000F;
pub const ADC_PP_MSR_125K: usize = 0x00000001;
pub const ADC_PP_MSR_250K: usize = 0x00000003;
pub const ADC_PP_MSR_500K: usize = 0x00000005;
pub const ADC_PP_MSR_1M: usize = 0x00000007;
pub const ADC_PP_RSL_S: usize = 18;
pub const ADC_PP_DC_S: usize = 10;
pub const ADC_PP_CH_S: usize = 4;
pub const ADC_PC_SR_M: usize = 0x0000000F;
pub const ADC_PC_SR_125K: usize = 0x00000001;
pub const ADC_PC_SR_250K: usize = 0x00000003;
pub const ADC_PC_SR_500K: usize = 0x00000005;
pub const ADC_PC_SR_1M: usize = 0x00000007;
pub const ADC_CC_CS_M: usize = 0x0000000F;
pub const ADC_CC_CS_SYSPLL: usize = 0x00000000;
pub const ADC_CC_CS_PIOSC: usize = 0x00000001;
pub const COMP_ACMIS_IN1: usize = 0x00000002;
pub const COMP_ACMIS_IN0: usize = 0x00000001;
pub const COMP_ACRIS_IN1: usize = 0x00000002;
pub const COMP_ACRIS_IN0: usize = 0x00000001;
pub const COMP_ACINTEN_IN1: usize = 0x00000002;
pub const COMP_ACINTEN_IN0: usize = 0x00000001;
pub const COMP_ACREFCTL_EN: usize = 0x00000200;
pub const COMP_ACREFCTL_RNG: usize = 0x00000100;
pub const COMP_ACREFCTL_VREF_M: usize = 0x0000000F;
pub const COMP_ACREFCTL_VREF_S: usize = 0;
pub const COMP_ACSTAT0_OVAL: usize = 0x00000002;
pub const COMP_ACCTL0_TOEN: usize = 0x00000800;
pub const COMP_ACCTL0_ASRCP_M: usize = 0x00000600;
pub const COMP_ACCTL0_ASRCP_PIN: usize = 0x00000000;
pub const COMP_ACCTL0_ASRCP_PIN0: usize = 0x00000200;
pub const COMP_ACCTL0_ASRCP_REF: usize = 0x00000400;
pub const COMP_ACCTL0_TSLVAL: usize = 0x00000080;
pub const COMP_ACCTL0_TSEN_M: usize = 0x00000060;
pub const COMP_ACCTL0_TSEN_LEVEL: usize = 0x00000000;
pub const COMP_ACCTL0_TSEN_FALL: usize = 0x00000020;
pub const COMP_ACCTL0_TSEN_RISE: usize = 0x00000040;
pub const COMP_ACCTL0_TSEN_BOTH: usize = 0x00000060;
pub const COMP_ACCTL0_ISLVAL: usize = 0x00000010;
pub const COMP_ACCTL0_ISEN_M: usize = 0x0000000C;
pub const COMP_ACCTL0_ISEN_LEVEL: usize = 0x00000000;
pub const COMP_ACCTL0_ISEN_FALL: usize = 0x00000004;
pub const COMP_ACCTL0_ISEN_RISE: usize = 0x00000008;
pub const COMP_ACCTL0_ISEN_BOTH: usize = 0x0000000C;
pub const COMP_ACCTL0_CINV: usize = 0x00000002;
pub const COMP_ACSTAT1_OVAL: usize = 0x00000002;
pub const COMP_ACCTL1_TOEN: usize = 0x00000800;
pub const COMP_ACCTL1_ASRCP_M: usize = 0x00000600;
pub const COMP_ACCTL1_ASRCP_PIN: usize = 0x00000000;
pub const COMP_ACCTL1_ASRCP_PIN0: usize = 0x00000200;
pub const COMP_ACCTL1_ASRCP_REF: usize = 0x00000400;
pub const COMP_ACCTL1_TSLVAL: usize = 0x00000080;
pub const COMP_ACCTL1_TSEN_M: usize = 0x00000060;
pub const COMP_ACCTL1_TSEN_LEVEL: usize = 0x00000000;
pub const COMP_ACCTL1_TSEN_FALL: usize = 0x00000020;
pub const COMP_ACCTL1_TSEN_RISE: usize = 0x00000040;
pub const COMP_ACCTL1_TSEN_BOTH: usize = 0x00000060;
pub const COMP_ACCTL1_ISLVAL: usize = 0x00000010;
pub const COMP_ACCTL1_ISEN_M: usize = 0x0000000C;
pub const COMP_ACCTL1_ISEN_LEVEL: usize = 0x00000000;
pub const COMP_ACCTL1_ISEN_FALL: usize = 0x00000004;
pub const COMP_ACCTL1_ISEN_RISE: usize = 0x00000008;
pub const COMP_ACCTL1_ISEN_BOTH: usize = 0x0000000C;
pub const COMP_ACCTL1_CINV: usize = 0x00000002;
pub const COMP_PP_C2O: usize = 0x00040000;
pub const COMP_PP_C1O: usize = 0x00020000;
pub const COMP_PP_C0O: usize = 0x00010000;
pub const COMP_PP_CMP2: usize = 0x00000004;
pub const COMP_PP_CMP1: usize = 0x00000002;
pub const COMP_PP_CMP0: usize = 0x00000001;
pub const CAN_CTL_TEST: usize = 0x00000080;
pub const CAN_CTL_CCE: usize = 0x00000040;
pub const CAN_CTL_DAR: usize = 0x00000020;
pub const CAN_CTL_EIE: usize = 0x00000008;
pub const CAN_CTL_SIE: usize = 0x00000004;
pub const CAN_CTL_IE: usize = 0x00000002;
pub const CAN_CTL_INIT: usize = 0x00000001;
pub const CAN_STS_BOFF: usize = 0x00000080;
pub const CAN_STS_EWARN: usize = 0x00000040;
pub const CAN_STS_EPASS: usize = 0x00000020;
pub const CAN_STS_RXOK: usize = 0x00000010;
pub const CAN_STS_TXOK: usize = 0x00000008;
pub const CAN_STS_LEC_M: usize = 0x00000007;
pub const CAN_STS_LEC_NONE: usize = 0x00000000;
pub const CAN_STS_LEC_STUFF: usize = 0x00000001;
pub const CAN_STS_LEC_FORM: usize = 0x00000002;
pub const CAN_STS_LEC_ACK: usize = 0x00000003;
pub const CAN_STS_LEC_BIT1: usize = 0x00000004;
pub const CAN_STS_LEC_BIT0: usize = 0x00000005;
pub const CAN_STS_LEC_CRC: usize = 0x00000006;
pub const CAN_STS_LEC_NOEVENT: usize = 0x00000007;
pub const CAN_ERR_RP: usize = 0x00008000;
pub const CAN_ERR_REC_M: usize = 0x00007F00;
pub const CAN_ERR_TEC_M: usize = 0x000000FF;
pub const CAN_ERR_REC_S: usize = 8;
pub const CAN_ERR_TEC_S: usize = 0;
pub const CAN_BIT_TSEG2_M: usize = 0x00007000;
pub const CAN_BIT_TSEG1_M: usize = 0x00000F00;
pub const CAN_BIT_SJW_M: usize = 0x000000C0;
pub const CAN_BIT_BRP_M: usize = 0x0000003F;
pub const CAN_BIT_TSEG2_S: usize = 12;
pub const CAN_BIT_TSEG1_S: usize = 8;
pub const CAN_BIT_SJW_S: usize = 6;
pub const CAN_BIT_BRP_S: usize = 0;
pub const CAN_INT_INTID_M: usize = 0x0000FFFF;
pub const CAN_INT_INTID_NONE: usize = 0x00000000;
pub const CAN_INT_INTID_STATUS: usize = 0x00008000;
pub const CAN_TST_RX: usize = 0x00000080;
pub const CAN_TST_TX_M: usize = 0x00000060;
pub const CAN_TST_TX_CANCTL: usize = 0x00000000;
pub const CAN_TST_TX_SAMPLE: usize = 0x00000020;
pub const CAN_TST_TX_DOMINANT: usize = 0x00000040;
pub const CAN_TST_TX_RECESSIVE: usize = 0x00000060;
pub const CAN_TST_LBACK: usize = 0x00000010;
pub const CAN_TST_SILENT: usize = 0x00000008;
pub const CAN_TST_BASIC: usize = 0x00000004;
pub const CAN_BRPE_BRPE_M: usize = 0x0000000F;
pub const CAN_BRPE_BRPE_S: usize = 0;
pub const CAN_IF1CRQ_BUSY: usize = 0x00008000;
pub const CAN_IF1CRQ_MNUM_M: usize = 0x0000003F;
pub const CAN_IF1CRQ_MNUM_S: usize = 0;
pub const CAN_IF1CMSK_WRNRD: usize = 0x00000080;
pub const CAN_IF1CMSK_MASK: usize = 0x00000040;
pub const CAN_IF1CMSK_ARB: usize = 0x00000020;
pub const CAN_IF1CMSK_CONTROL: usize = 0x00000010;
pub const CAN_IF1CMSK_CLRINTPND: usize = 0x00000008;
pub const CAN_IF1CMSK_NEWDAT: usize = 0x00000004;
pub const CAN_IF1CMSK_TXRQST: usize = 0x00000004;
pub const CAN_IF1CMSK_DATAA: usize = 0x00000002;
pub const CAN_IF1CMSK_DATAB: usize = 0x00000001;
pub const CAN_IF1MSK1_IDMSK_M: usize = 0x0000FFFF;
pub const CAN_IF1MSK1_IDMSK_S: usize = 0;
pub const CAN_IF1MSK2_MXTD: usize = 0x00008000;
pub const CAN_IF1MSK2_MDIR: usize = 0x00004000;
pub const CAN_IF1MSK2_IDMSK_M: usize = 0x00001FFF;
pub const CAN_IF1MSK2_IDMSK_S: usize = 0;
pub const CAN_IF1ARB1_ID_M: usize = 0x0000FFFF;
pub const CAN_IF1ARB1_ID_S: usize = 0;
pub const CAN_IF1ARB2_MSGVAL: usize = 0x00008000;
pub const CAN_IF1ARB2_XTD: usize = 0x00004000;
pub const CAN_IF1ARB2_DIR: usize = 0x00002000;
pub const CAN_IF1ARB2_ID_M: usize = 0x00001FFF;
pub const CAN_IF1ARB2_ID_S: usize = 0;
pub const CAN_IF1MCTL_NEWDAT: usize = 0x00008000;
pub const CAN_IF1MCTL_MSGLST: usize = 0x00004000;
pub const CAN_IF1MCTL_INTPND: usize = 0x00002000;
pub const CAN_IF1MCTL_UMASK: usize = 0x00001000;
pub const CAN_IF1MCTL_TXIE: usize = 0x00000800;
pub const CAN_IF1MCTL_RXIE: usize = 0x00000400;
pub const CAN_IF1MCTL_RMTEN: usize = 0x00000200;
pub const CAN_IF1MCTL_TXRQST: usize = 0x00000100;
pub const CAN_IF1MCTL_EOB: usize = 0x00000080;
pub const CAN_IF1MCTL_DLC_M: usize = 0x0000000F;
pub const CAN_IF1MCTL_DLC_S: usize = 0;
pub const CAN_IF1DA1_DATA_M: usize = 0x0000FFFF;
pub const CAN_IF1DA1_DATA_S: usize = 0;
pub const CAN_IF1DA2_DATA_M: usize = 0x0000FFFF;
pub const CAN_IF1DA2_DATA_S: usize = 0;
pub const CAN_IF1DB1_DATA_M: usize = 0x0000FFFF;
pub const CAN_IF1DB1_DATA_S: usize = 0;
pub const CAN_IF1DB2_DATA_M: usize = 0x0000FFFF;
pub const CAN_IF1DB2_DATA_S: usize = 0;
pub const CAN_IF2CRQ_BUSY: usize = 0x00008000;
pub const CAN_IF2CRQ_MNUM_M: usize = 0x0000003F;
pub const CAN_IF2CRQ_MNUM_S: usize = 0;
pub const CAN_IF2CMSK_WRNRD: usize = 0x00000080;
pub const CAN_IF2CMSK_MASK: usize = 0x00000040;
pub const CAN_IF2CMSK_ARB: usize = 0x00000020;
pub const CAN_IF2CMSK_CONTROL: usize = 0x00000010;
pub const CAN_IF2CMSK_CLRINTPND: usize = 0x00000008;
pub const CAN_IF2CMSK_NEWDAT: usize = 0x00000004;
pub const CAN_IF2CMSK_TXRQST: usize = 0x00000004;
pub const CAN_IF2CMSK_DATAA: usize = 0x00000002;
pub const CAN_IF2CMSK_DATAB: usize = 0x00000001;
pub const CAN_IF2MSK1_IDMSK_M: usize = 0x0000FFFF;
pub const CAN_IF2MSK1_IDMSK_S: usize = 0;
pub const CAN_IF2MSK2_MXTD: usize = 0x00008000;
pub const CAN_IF2MSK2_MDIR: usize = 0x00004000;
pub const CAN_IF2MSK2_IDMSK_M: usize = 0x00001FFF;
pub const CAN_IF2MSK2_IDMSK_S: usize = 0;
pub const CAN_IF2ARB1_ID_M: usize = 0x0000FFFF;
pub const CAN_IF2ARB1_ID_S: usize = 0;
pub const CAN_IF2ARB2_MSGVAL: usize = 0x00008000;
pub const CAN_IF2ARB2_XTD: usize = 0x00004000;
pub const CAN_IF2ARB2_DIR: usize = 0x00002000;
pub const CAN_IF2ARB2_ID_M: usize = 0x00001FFF;
pub const CAN_IF2ARB2_ID_S: usize = 0;
pub const CAN_IF2MCTL_NEWDAT: usize = 0x00008000;
pub const CAN_IF2MCTL_MSGLST: usize = 0x00004000;
pub const CAN_IF2MCTL_INTPND: usize = 0x00002000;
pub const CAN_IF2MCTL_UMASK: usize = 0x00001000;
pub const CAN_IF2MCTL_TXIE: usize = 0x00000800;
pub const CAN_IF2MCTL_RXIE: usize = 0x00000400;
pub const CAN_IF2MCTL_RMTEN: usize = 0x00000200;
pub const CAN_IF2MCTL_TXRQST: usize = 0x00000100;
pub const CAN_IF2MCTL_EOB: usize = 0x00000080;
pub const CAN_IF2MCTL_DLC_M: usize = 0x0000000F;
pub const CAN_IF2MCTL_DLC_S: usize = 0;
pub const CAN_IF2DA1_DATA_M: usize = 0x0000FFFF;
pub const CAN_IF2DA1_DATA_S: usize = 0;
pub const CAN_IF2DA2_DATA_M: usize = 0x0000FFFF;
pub const CAN_IF2DA2_DATA_S: usize = 0;
pub const CAN_IF2DB1_DATA_M: usize = 0x0000FFFF;
pub const CAN_IF2DB1_DATA_S: usize = 0;
pub const CAN_IF2DB2_DATA_M: usize = 0x0000FFFF;
pub const CAN_IF2DB2_DATA_S: usize = 0;
pub const CAN_TXRQ1_TXRQST_M: usize = 0x0000FFFF;
pub const CAN_TXRQ1_TXRQST_S: usize = 0;
pub const CAN_TXRQ2_TXRQST_M: usize = 0x0000FFFF;
pub const CAN_TXRQ2_TXRQST_S: usize = 0;
pub const CAN_NWDA1_NEWDAT_M: usize = 0x0000FFFF;
pub const CAN_NWDA1_NEWDAT_S: usize = 0;
pub const CAN_NWDA2_NEWDAT_M: usize = 0x0000FFFF;
pub const CAN_NWDA2_NEWDAT_S: usize = 0;
pub const CAN_MSG1INT_INTPND_M: usize = 0x0000FFFF;
pub const CAN_MSG1INT_INTPND_S: usize = 0;
pub const CAN_MSG2INT_INTPND_M: usize = 0x0000FFFF;
pub const CAN_MSG2INT_INTPND_S: usize = 0;
pub const CAN_MSG1VAL_MSGVAL_M: usize = 0x0000FFFF;
pub const CAN_MSG1VAL_MSGVAL_S: usize = 0;
pub const CAN_MSG2VAL_MSGVAL_M: usize = 0x0000FFFF;
pub const CAN_MSG2VAL_MSGVAL_S: usize = 0;
pub const USB_FADDR_M: usize = 0x0000007F;
pub const USB_FADDR_S: usize = 0;
pub const USB_POWER_ISOUP: usize = 0x00000080;
pub const USB_POWER_SOFTCONN: usize = 0x00000040;
pub const USB_POWER_RESET: usize = 0x00000008;
pub const USB_POWER_RESUME: usize = 0x00000004;
pub const USB_POWER_SUSPEND: usize = 0x00000002;
pub const USB_POWER_PWRDNPHY: usize = 0x00000001;
pub const USB_TXIS_EP7: usize = 0x00000080;
pub const USB_TXIS_EP6: usize = 0x00000040;
pub const USB_TXIS_EP5: usize = 0x00000020;
pub const USB_TXIS_EP4: usize = 0x00000010;
pub const USB_TXIS_EP3: usize = 0x00000008;
pub const USB_TXIS_EP2: usize = 0x00000004;
pub const USB_TXIS_EP1: usize = 0x00000002;
pub const USB_TXIS_EP0: usize = 0x00000001;
pub const USB_RXIS_EP7: usize = 0x00000080;
pub const USB_RXIS_EP6: usize = 0x00000040;
pub const USB_RXIS_EP5: usize = 0x00000020;
pub const USB_RXIS_EP4: usize = 0x00000010;
pub const USB_RXIS_EP3: usize = 0x00000008;
pub const USB_RXIS_EP2: usize = 0x00000004;
pub const USB_RXIS_EP1: usize = 0x00000002;
pub const USB_TXIE_EP7: usize = 0x00000080;
pub const USB_TXIE_EP6: usize = 0x00000040;
pub const USB_TXIE_EP5: usize = 0x00000020;
pub const USB_TXIE_EP4: usize = 0x00000010;
pub const USB_TXIE_EP3: usize = 0x00000008;
pub const USB_TXIE_EP2: usize = 0x00000004;
pub const USB_TXIE_EP1: usize = 0x00000002;
pub const USB_TXIE_EP0: usize = 0x00000001;
pub const USB_RXIE_EP7: usize = 0x00000080;
pub const USB_RXIE_EP6: usize = 0x00000040;
pub const USB_RXIE_EP5: usize = 0x00000020;
pub const USB_RXIE_EP4: usize = 0x00000010;
pub const USB_RXIE_EP3: usize = 0x00000008;
pub const USB_RXIE_EP2: usize = 0x00000004;
pub const USB_RXIE_EP1: usize = 0x00000002;
pub const USB_IS_DISCON: usize = 0x00000020;
pub const USB_IS_SOF: usize = 0x00000008;
pub const USB_IS_RESET: usize = 0x00000004;
pub const USB_IS_RESUME: usize = 0x00000002;
pub const USB_IS_SUSPEND: usize = 0x00000001;
pub const USB_IE_DISCON: usize = 0x00000020;
pub const USB_IE_SOF: usize = 0x00000008;
pub const USB_IE_RESET: usize = 0x00000004;
pub const USB_IE_RESUME: usize = 0x00000002;
pub const USB_IE_SUSPND: usize = 0x00000001;
pub const USB_FRAME_M: usize = 0x000007FF;
pub const USB_FRAME_S: usize = 0;
pub const USB_EPIDX_EPIDX_M: usize = 0x0000000F;
pub const USB_EPIDX_EPIDX_S: usize = 0;
pub const USB_TEST_FIFOACC: usize = 0x00000040;
pub const USB_TEST_FORCEFS: usize = 0x00000020;
pub const USB_FIFO0_EPDATA_M: usize = 0xFFFFFFFF;
pub const USB_FIFO0_EPDATA_S: usize = 0;
pub const USB_FIFO1_EPDATA_M: usize = 0xFFFFFFFF;
pub const USB_FIFO1_EPDATA_S: usize = 0;
pub const USB_FIFO2_EPDATA_M: usize = 0xFFFFFFFF;
pub const USB_FIFO2_EPDATA_S: usize = 0;
pub const USB_FIFO3_EPDATA_M: usize = 0xFFFFFFFF;
pub const USB_FIFO3_EPDATA_S: usize = 0;
pub const USB_FIFO4_EPDATA_M: usize = 0xFFFFFFFF;
pub const USB_FIFO4_EPDATA_S: usize = 0;
pub const USB_FIFO5_EPDATA_M: usize = 0xFFFFFFFF;
pub const USB_FIFO5_EPDATA_S: usize = 0;
pub const USB_FIFO6_EPDATA_M: usize = 0xFFFFFFFF;
pub const USB_FIFO6_EPDATA_S: usize = 0;
pub const USB_FIFO7_EPDATA_M: usize = 0xFFFFFFFF;
pub const USB_FIFO7_EPDATA_S: usize = 0;
pub const USB_TXFIFOSZ_DPB: usize = 0x00000010;
pub const USB_TXFIFOSZ_SIZE_M: usize = 0x0000000F;
pub const USB_TXFIFOSZ_SIZE_8: usize = 0x00000000;
pub const USB_TXFIFOSZ_SIZE_16: usize = 0x00000001;
pub const USB_TXFIFOSZ_SIZE_32: usize = 0x00000002;
pub const USB_TXFIFOSZ_SIZE_64: usize = 0x00000003;
pub const USB_TXFIFOSZ_SIZE_128: usize = 0x00000004;
pub const USB_TXFIFOSZ_SIZE_256: usize = 0x00000005;
pub const USB_TXFIFOSZ_SIZE_512: usize = 0x00000006;
pub const USB_TXFIFOSZ_SIZE_1024: usize = 0x00000007;
pub const USB_TXFIFOSZ_SIZE_2048: usize = 0x00000008;
pub const USB_RXFIFOSZ_DPB: usize = 0x00000010;
pub const USB_RXFIFOSZ_SIZE_M: usize = 0x0000000F;
pub const USB_RXFIFOSZ_SIZE_8: usize = 0x00000000;
pub const USB_RXFIFOSZ_SIZE_16: usize = 0x00000001;
pub const USB_RXFIFOSZ_SIZE_32: usize = 0x00000002;
pub const USB_RXFIFOSZ_SIZE_64: usize = 0x00000003;
pub const USB_RXFIFOSZ_SIZE_128: usize = 0x00000004;
pub const USB_RXFIFOSZ_SIZE_256: usize = 0x00000005;
pub const USB_RXFIFOSZ_SIZE_512: usize = 0x00000006;
pub const USB_RXFIFOSZ_SIZE_1024: usize = 0x00000007;
pub const USB_RXFIFOSZ_SIZE_2048: usize = 0x00000008;
pub const USB_TXFIFOADD_ADDR_M: usize = 0x000001FF;
pub const USB_TXFIFOADD_ADDR_S: usize = 0;
pub const USB_RXFIFOADD_ADDR_M: usize = 0x000001FF;
pub const USB_RXFIFOADD_ADDR_S: usize = 0;
pub const USB_CONTIM_WTCON_M: usize = 0x000000F0;
pub const USB_CONTIM_WTID_M: usize = 0x0000000F;
pub const USB_CONTIM_WTCON_S: usize = 4;
pub const USB_CONTIM_WTID_S: usize = 0;
pub const USB_FSEOF_FSEOFG_M: usize = 0x000000FF;
pub const USB_FSEOF_FSEOFG_S: usize = 0;
pub const USB_LSEOF_LSEOFG_M: usize = 0x000000FF;
pub const USB_LSEOF_LSEOFG_S: usize = 0;
pub const USB_CSRL0_SETENDC: usize = 0x00000080;
pub const USB_CSRL0_RXRDYC: usize = 0x00000040;
pub const USB_CSRL0_STALL: usize = 0x00000020;
pub const USB_CSRL0_SETEND: usize = 0x00000010;
pub const USB_CSRL0_DATAEND: usize = 0x00000008;
pub const USB_CSRL0_STALLED: usize = 0x00000004;
pub const USB_CSRL0_TXRDY: usize = 0x00000002;
pub const USB_CSRL0_RXRDY: usize = 0x00000001;
pub const USB_CSRH0_FLUSH: usize = 0x00000001;
pub const USB_COUNT0_COUNT_M: usize = 0x0000007F;
pub const USB_COUNT0_COUNT_S: usize = 0;
pub const USB_TXMAXP1_MAXLOAD_M: usize = 0x000007FF;
pub const USB_TXMAXP1_MAXLOAD_S: usize = 0;
pub const USB_TXCSRL1_CLRDT: usize = 0x00000040;
pub const USB_TXCSRL1_STALLED: usize = 0x00000020;
pub const USB_TXCSRL1_STALL: usize = 0x00000010;
pub const USB_TXCSRL1_FLUSH: usize = 0x00000008;
pub const USB_TXCSRL1_UNDRN: usize = 0x00000004;
pub const USB_TXCSRL1_FIFONE: usize = 0x00000002;
pub const USB_TXCSRL1_TXRDY: usize = 0x00000001;
pub const USB_TXCSRH1_AUTOSET: usize = 0x00000080;
pub const USB_TXCSRH1_ISO: usize = 0x00000040;
pub const USB_TXCSRH1_MODE: usize = 0x00000020;
pub const USB_TXCSRH1_DMAEN: usize = 0x00000010;
pub const USB_TXCSRH1_FDT: usize = 0x00000008;
pub const USB_TXCSRH1_DMAMOD: usize = 0x00000004;
pub const USB_RXMAXP1_MAXLOAD_M: usize = 0x000007FF;
pub const USB_RXMAXP1_MAXLOAD_S: usize = 0;
pub const USB_RXCSRL1_CLRDT: usize = 0x00000080;
pub const USB_RXCSRL1_STALLED: usize = 0x00000040;
pub const USB_RXCSRL1_STALL: usize = 0x00000020;
pub const USB_RXCSRL1_FLUSH: usize = 0x00000010;
pub const USB_RXCSRL1_DATAERR: usize = 0x00000008;
pub const USB_RXCSRL1_OVER: usize = 0x00000004;
pub const USB_RXCSRL1_FULL: usize = 0x00000002;
pub const USB_RXCSRL1_RXRDY: usize = 0x00000001;
pub const USB_RXCSRH1_AUTOCL: usize = 0x00000080;
pub const USB_RXCSRH1_ISO: usize = 0x00000040;
pub const USB_RXCSRH1_DMAEN: usize = 0x00000020;
pub const USB_RXCSRH1_DISNYET: usize = 0x00000010;
pub const USB_RXCSRH1_PIDERR: usize = 0x00000010;
pub const USB_RXCSRH1_DMAMOD: usize = 0x00000008;
pub const USB_RXCOUNT1_COUNT_M: usize = 0x00001FFF;
pub const USB_RXCOUNT1_COUNT_S: usize = 0;
pub const USB_TXMAXP2_MAXLOAD_M: usize = 0x000007FF;
pub const USB_TXMAXP2_MAXLOAD_S: usize = 0;
pub const USB_TXCSRL2_CLRDT: usize = 0x00000040;
pub const USB_TXCSRL2_STALLED: usize = 0x00000020;
pub const USB_TXCSRL2_STALL: usize = 0x00000010;
pub const USB_TXCSRL2_FLUSH: usize = 0x00000008;
pub const USB_TXCSRL2_UNDRN: usize = 0x00000004;
pub const USB_TXCSRL2_FIFONE: usize = 0x00000002;
pub const USB_TXCSRL2_TXRDY: usize = 0x00000001;
pub const USB_TXCSRH2_AUTOSET: usize = 0x00000080;
pub const USB_TXCSRH2_ISO: usize = 0x00000040;
pub const USB_TXCSRH2_MODE: usize = 0x00000020;
pub const USB_TXCSRH2_DMAEN: usize = 0x00000010;
pub const USB_TXCSRH2_FDT: usize = 0x00000008;
pub const USB_TXCSRH2_DMAMOD: usize = 0x00000004;
pub const USB_RXMAXP2_MAXLOAD_M: usize = 0x000007FF;
pub const USB_RXMAXP2_MAXLOAD_S: usize = 0;
pub const USB_RXCSRL2_CLRDT: usize = 0x00000080;
pub const USB_RXCSRL2_STALLED: usize = 0x00000040;
pub const USB_RXCSRL2_STALL: usize = 0x00000020;
pub const USB_RXCSRL2_FLUSH: usize = 0x00000010;
pub const USB_RXCSRL2_DATAERR: usize = 0x00000008;
pub const USB_RXCSRL2_OVER: usize = 0x00000004;
pub const USB_RXCSRL2_FULL: usize = 0x00000002;
pub const USB_RXCSRL2_RXRDY: usize = 0x00000001;
pub const USB_RXCSRH2_AUTOCL: usize = 0x00000080;
pub const USB_RXCSRH2_ISO: usize = 0x00000040;
pub const USB_RXCSRH2_DMAEN: usize = 0x00000020;
pub const USB_RXCSRH2_DISNYET: usize = 0x00000010;
pub const USB_RXCSRH2_PIDERR: usize = 0x00000010;
pub const USB_RXCSRH2_DMAMOD: usize = 0x00000008;
pub const USB_RXCOUNT2_COUNT_M: usize = 0x00001FFF;
pub const USB_RXCOUNT2_COUNT_S: usize = 0;
pub const USB_TXMAXP3_MAXLOAD_M: usize = 0x000007FF;
pub const USB_TXMAXP3_MAXLOAD_S: usize = 0;
pub const USB_TXCSRL3_CLRDT: usize = 0x00000040;
pub const USB_TXCSRL3_STALLED: usize = 0x00000020;
pub const USB_TXCSRL3_STALL: usize = 0x00000010;
pub const USB_TXCSRL3_FLUSH: usize = 0x00000008;
pub const USB_TXCSRL3_UNDRN: usize = 0x00000004;
pub const USB_TXCSRL3_FIFONE: usize = 0x00000002;
pub const USB_TXCSRL3_TXRDY: usize = 0x00000001;
pub const USB_TXCSRH3_AUTOSET: usize = 0x00000080;
pub const USB_TXCSRH3_ISO: usize = 0x00000040;
pub const USB_TXCSRH3_MODE: usize = 0x00000020;
pub const USB_TXCSRH3_DMAEN: usize = 0x00000010;
pub const USB_TXCSRH3_FDT: usize = 0x00000008;
pub const USB_TXCSRH3_DMAMOD: usize = 0x00000004;
pub const USB_RXMAXP3_MAXLOAD_M: usize = 0x000007FF;
pub const USB_RXMAXP3_MAXLOAD_S: usize = 0;
pub const USB_RXCSRL3_CLRDT: usize = 0x00000080;
pub const USB_RXCSRL3_STALLED: usize = 0x00000040;
pub const USB_RXCSRL3_STALL: usize = 0x00000020;
pub const USB_RXCSRL3_FLUSH: usize = 0x00000010;
pub const USB_RXCSRL3_DATAERR: usize = 0x00000008;
pub const USB_RXCSRL3_OVER: usize = 0x00000004;
pub const USB_RXCSRL3_FULL: usize = 0x00000002;
pub const USB_RXCSRL3_RXRDY: usize = 0x00000001;
pub const USB_RXCSRH3_AUTOCL: usize = 0x00000080;
pub const USB_RXCSRH3_ISO: usize = 0x00000040;
pub const USB_RXCSRH3_DMAEN: usize = 0x00000020;
pub const USB_RXCSRH3_DISNYET: usize = 0x00000010;
pub const USB_RXCSRH3_PIDERR: usize = 0x00000010;
pub const USB_RXCSRH3_DMAMOD: usize = 0x00000008;
pub const USB_RXCOUNT3_COUNT_M: usize = 0x00001FFF;
pub const USB_RXCOUNT3_COUNT_S: usize = 0;
pub const USB_TXMAXP4_MAXLOAD_M: usize = 0x000007FF;
pub const USB_TXMAXP4_MAXLOAD_S: usize = 0;
pub const USB_TXCSRL4_CLRDT: usize = 0x00000040;
pub const USB_TXCSRL4_STALLED: usize = 0x00000020;
pub const USB_TXCSRL4_STALL: usize = 0x00000010;
pub const USB_TXCSRL4_FLUSH: usize = 0x00000008;
pub const USB_TXCSRL4_UNDRN: usize = 0x00000004;
pub const USB_TXCSRL4_FIFONE: usize = 0x00000002;
pub const USB_TXCSRL4_TXRDY: usize = 0x00000001;
pub const USB_TXCSRH4_AUTOSET: usize = 0x00000080;
pub const USB_TXCSRH4_ISO: usize = 0x00000040;
pub const USB_TXCSRH4_MODE: usize = 0x00000020;
pub const USB_TXCSRH4_DMAEN: usize = 0x00000010;
pub const USB_TXCSRH4_FDT: usize = 0x00000008;
pub const USB_TXCSRH4_DMAMOD: usize = 0x00000004;
pub const USB_RXMAXP4_MAXLOAD_M: usize = 0x000007FF;
pub const USB_RXMAXP4_MAXLOAD_S: usize = 0;
pub const USB_RXCSRL4_CLRDT: usize = 0x00000080;
pub const USB_RXCSRL4_STALLED: usize = 0x00000040;
pub const USB_RXCSRL4_STALL: usize = 0x00000020;
pub const USB_RXCSRL4_FLUSH: usize = 0x00000010;
pub const USB_RXCSRL4_DATAERR: usize = 0x00000008;
pub const USB_RXCSRL4_OVER: usize = 0x00000004;
pub const USB_RXCSRL4_FULL: usize = 0x00000002;
pub const USB_RXCSRL4_RXRDY: usize = 0x00000001;
pub const USB_RXCSRH4_AUTOCL: usize = 0x00000080;
pub const USB_RXCSRH4_ISO: usize = 0x00000040;
pub const USB_RXCSRH4_DMAEN: usize = 0x00000020;
pub const USB_RXCSRH4_DISNYET: usize = 0x00000010;
pub const USB_RXCSRH4_PIDERR: usize = 0x00000010;
pub const USB_RXCSRH4_DMAMOD: usize = 0x00000008;
pub const USB_RXCOUNT4_COUNT_M: usize = 0x00001FFF;
pub const USB_RXCOUNT4_COUNT_S: usize = 0;
pub const USB_TXMAXP5_MAXLOAD_M: usize = 0x000007FF;
pub const USB_TXMAXP5_MAXLOAD_S: usize = 0;
pub const USB_TXCSRL5_CLRDT: usize = 0x00000040;
pub const USB_TXCSRL5_STALLED: usize = 0x00000020;
pub const USB_TXCSRL5_STALL: usize = 0x00000010;
pub const USB_TXCSRL5_FLUSH: usize = 0x00000008;
pub const USB_TXCSRL5_UNDRN: usize = 0x00000004;
pub const USB_TXCSRL5_FIFONE: usize = 0x00000002;
pub const USB_TXCSRL5_TXRDY: usize = 0x00000001;
pub const USB_TXCSRH5_AUTOSET: usize = 0x00000080;
pub const USB_TXCSRH5_ISO: usize = 0x00000040;
pub const USB_TXCSRH5_MODE: usize = 0x00000020;
pub const USB_TXCSRH5_DMAEN: usize = 0x00000010;
pub const USB_TXCSRH5_FDT: usize = 0x00000008;
pub const USB_TXCSRH5_DMAMOD: usize = 0x00000004;
pub const USB_RXMAXP5_MAXLOAD_M: usize = 0x000007FF;
pub const USB_RXMAXP5_MAXLOAD_S: usize = 0;
pub const USB_RXCSRL5_CLRDT: usize = 0x00000080;
pub const USB_RXCSRL5_STALLED: usize = 0x00000040;
pub const USB_RXCSRL5_STALL: usize = 0x00000020;
pub const USB_RXCSRL5_FLUSH: usize = 0x00000010;
pub const USB_RXCSRL5_DATAERR: usize = 0x00000008;
pub const USB_RXCSRL5_OVER: usize = 0x00000004;
pub const USB_RXCSRL5_FULL: usize = 0x00000002;
pub const USB_RXCSRL5_RXRDY: usize = 0x00000001;
pub const USB_RXCSRH5_AUTOCL: usize = 0x00000080;
pub const USB_RXCSRH5_ISO: usize = 0x00000040;
pub const USB_RXCSRH5_DMAEN: usize = 0x00000020;
pub const USB_RXCSRH5_DISNYET: usize = 0x00000010;
pub const USB_RXCSRH5_PIDERR: usize = 0x00000010;
pub const USB_RXCSRH5_DMAMOD: usize = 0x00000008;
pub const USB_RXCOUNT5_COUNT_M: usize = 0x00001FFF;
pub const USB_RXCOUNT5_COUNT_S: usize = 0;
pub const USB_TXMAXP6_MAXLOAD_M: usize = 0x000007FF;
pub const USB_TXMAXP6_MAXLOAD_S: usize = 0;
pub const USB_TXCSRL6_CLRDT: usize = 0x00000040;
pub const USB_TXCSRL6_STALLED: usize = 0x00000020;
pub const USB_TXCSRL6_STALL: usize = 0x00000010;
pub const USB_TXCSRL6_FLUSH: usize = 0x00000008;
pub const USB_TXCSRL6_UNDRN: usize = 0x00000004;
pub const USB_TXCSRL6_FIFONE: usize = 0x00000002;
pub const USB_TXCSRL6_TXRDY: usize = 0x00000001;
pub const USB_TXCSRH6_AUTOSET: usize = 0x00000080;
pub const USB_TXCSRH6_ISO: usize = 0x00000040;
pub const USB_TXCSRH6_MODE: usize = 0x00000020;
pub const USB_TXCSRH6_DMAEN: usize = 0x00000010;
pub const USB_TXCSRH6_FDT: usize = 0x00000008;
pub const USB_TXCSRH6_DMAMOD: usize = 0x00000004;
pub const USB_RXMAXP6_MAXLOAD_M: usize = 0x000007FF;
pub const USB_RXMAXP6_MAXLOAD_S: usize = 0;
pub const USB_RXCSRL6_CLRDT: usize = 0x00000080;
pub const USB_RXCSRL6_STALLED: usize = 0x00000040;
pub const USB_RXCSRL6_STALL: usize = 0x00000020;
pub const USB_RXCSRL6_FLUSH: usize = 0x00000010;
pub const USB_RXCSRL6_DATAERR: usize = 0x00000008;
pub const USB_RXCSRL6_OVER: usize = 0x00000004;
pub const USB_RXCSRL6_FULL: usize = 0x00000002;
pub const USB_RXCSRL6_RXRDY: usize = 0x00000001;
pub const USB_RXCSRH6_AUTOCL: usize = 0x00000080;
pub const USB_RXCSRH6_ISO: usize = 0x00000040;
pub const USB_RXCSRH6_DMAEN: usize = 0x00000020;
pub const USB_RXCSRH6_DISNYET: usize = 0x00000010;
pub const USB_RXCSRH6_PIDERR: usize = 0x00000010;
pub const USB_RXCSRH6_DMAMOD: usize = 0x00000008;
pub const USB_RXCOUNT6_COUNT_M: usize = 0x00001FFF;
pub const USB_RXCOUNT6_COUNT_S: usize = 0;
pub const USB_TXMAXP7_MAXLOAD_M: usize = 0x000007FF;
pub const USB_TXMAXP7_MAXLOAD_S: usize = 0;
pub const USB_TXCSRL7_CLRDT: usize = 0x00000040;
pub const USB_TXCSRL7_STALLED: usize = 0x00000020;
pub const USB_TXCSRL7_STALL: usize = 0x00000010;
pub const USB_TXCSRL7_FLUSH: usize = 0x00000008;
pub const USB_TXCSRL7_UNDRN: usize = 0x00000004;
pub const USB_TXCSRL7_FIFONE: usize = 0x00000002;
pub const USB_TXCSRL7_TXRDY: usize = 0x00000001;
pub const USB_TXCSRH7_AUTOSET: usize = 0x00000080;
pub const USB_TXCSRH7_ISO: usize = 0x00000040;
pub const USB_TXCSRH7_MODE: usize = 0x00000020;
pub const USB_TXCSRH7_DMAEN: usize = 0x00000010;
pub const USB_TXCSRH7_FDT: usize = 0x00000008;
pub const USB_TXCSRH7_DMAMOD: usize = 0x00000004;
pub const USB_RXMAXP7_MAXLOAD_M: usize = 0x000007FF;
pub const USB_RXMAXP7_MAXLOAD_S: usize = 0;
pub const USB_RXCSRL7_CLRDT: usize = 0x00000080;
pub const USB_RXCSRL7_STALLED: usize = 0x00000040;
pub const USB_RXCSRL7_STALL: usize = 0x00000020;
pub const USB_RXCSRL7_FLUSH: usize = 0x00000010;
pub const USB_RXCSRL7_DATAERR: usize = 0x00000008;
pub const USB_RXCSRL7_OVER: usize = 0x00000004;
pub const USB_RXCSRL7_FULL: usize = 0x00000002;
pub const USB_RXCSRL7_RXRDY: usize = 0x00000001;
pub const USB_RXCSRH7_AUTOCL: usize = 0x00000080;
pub const USB_RXCSRH7_ISO: usize = 0x00000040;
pub const USB_RXCSRH7_DMAEN: usize = 0x00000020;
pub const USB_RXCSRH7_PIDERR: usize = 0x00000010;
pub const USB_RXCSRH7_DISNYET: usize = 0x00000010;
pub const USB_RXCSRH7_DMAMOD: usize = 0x00000008;
pub const USB_RXCOUNT7_COUNT_M: usize = 0x00001FFF;
pub const USB_RXCOUNT7_COUNT_S: usize = 0;
pub const USB_RXDPKTBUFDIS_EP7: usize = 0x00000080;
pub const USB_RXDPKTBUFDIS_EP6: usize = 0x00000040;
pub const USB_RXDPKTBUFDIS_EP5: usize = 0x00000020;
pub const USB_RXDPKTBUFDIS_EP4: usize = 0x00000010;
pub const USB_RXDPKTBUFDIS_EP3: usize = 0x00000008;
pub const USB_RXDPKTBUFDIS_EP2: usize = 0x00000004;
pub const USB_RXDPKTBUFDIS_EP1: usize = 0x00000002;
pub const USB_TXDPKTBUFDIS_EP7: usize = 0x00000080;
pub const USB_TXDPKTBUFDIS_EP6: usize = 0x00000040;
pub const USB_TXDPKTBUFDIS_EP5: usize = 0x00000020;
pub const USB_TXDPKTBUFDIS_EP4: usize = 0x00000010;
pub const USB_TXDPKTBUFDIS_EP3: usize = 0x00000008;
pub const USB_TXDPKTBUFDIS_EP2: usize = 0x00000004;
pub const USB_TXDPKTBUFDIS_EP1: usize = 0x00000002;
pub const USB_DRRIS_RESUME: usize = 0x00000001;
pub const USB_DRIM_RESUME: usize = 0x00000001;
pub const USB_DRISC_RESUME: usize = 0x00000001;
pub const USB_DMASEL_DMACTX_M: usize = 0x00F00000;
pub const USB_DMASEL_DMACRX_M: usize = 0x000F0000;
pub const USB_DMASEL_DMABTX_M: usize = 0x0000F000;
pub const USB_DMASEL_DMABRX_M: usize = 0x00000F00;
pub const USB_DMASEL_DMAATX_M: usize = 0x000000F0;
pub const USB_DMASEL_DMAARX_M: usize = 0x0000000F;
pub const USB_DMASEL_DMACTX_S: usize = 20;
pub const USB_DMASEL_DMACRX_S: usize = 16;
pub const USB_DMASEL_DMABTX_S: usize = 12;
pub const USB_DMASEL_DMABRX_S: usize = 8;
pub const USB_DMASEL_DMAATX_S: usize = 4;
pub const USB_DMASEL_DMAARX_S: usize = 0;
pub const USB_PP_ECNT_M: usize = 0x0000FF00;
pub const USB_PP_USB_M: usize = 0x000000C0;
pub const USB_PP_USB_DEVICE: usize = 0x00000040;
pub const USB_PP_USB_HOSTDEVICE: usize = 0x00000080;
pub const USB_PP_USB_OTG: usize = 0x000000C0;
pub const USB_PP_PHY: usize = 0x00000010;
pub const USB_PP_TYPE_M: usize = 0x0000000F;
pub const USB_PP_TYPE_0: usize = 0x00000000;
pub const USB_PP_ECNT_S: usize = 8;
pub const EEPROM_EESIZE_BLKCNT_M: usize = 0x07FF0000;
pub const EEPROM_EESIZE_WORDCNT_M: usize = 0x0000FFFF;
pub const EEPROM_EESIZE_BLKCNT_S: usize = 16;
pub const EEPROM_EESIZE_WORDCNT_S: usize = 0;
pub const EEPROM_EEBLOCK_BLOCK_M: usize = 0x0000FFFF;
pub const EEPROM_EEBLOCK_BLOCK_S: usize = 0;
pub const EEPROM_EEOFFSET_OFFSET_M: usize = 0x0000000F;
pub const EEPROM_EEOFFSET_OFFSET_S: usize = 0;
pub const EEPROM_EERDWR_VALUE_M: usize = 0xFFFFFFFF;
pub const EEPROM_EERDWR_VALUE_S: usize = 0;
pub const EEPROM_EERDWRINC_VALUE_M: usize = 0xFFFFFFFF;
pub const EEPROM_EERDWRINC_VALUE_S: usize = 0;
pub const EEPROM_EEDONE_INVPL: usize = 0x00000100;
pub const EEPROM_EEDONE_WRBUSY: usize = 0x00000020;
pub const EEPROM_EEDONE_NOPERM: usize = 0x00000010;
pub const EEPROM_EEDONE_WKCOPY: usize = 0x00000008;
pub const EEPROM_EEDONE_WKERASE: usize = 0x00000004;
pub const EEPROM_EEDONE_WORKING: usize = 0x00000001;
pub const EEPROM_EESUPP_PRETRY: usize = 0x00000008;
pub const EEPROM_EESUPP_ERETRY: usize = 0x00000004;
pub const EEPROM_EESUPP_EREQ: usize = 0x00000002;
pub const EEPROM_EESUPP_START: usize = 0x00000001;
pub const EEPROM_EEUNLOCK_UNLOCK_M: usize = 0xFFFFFFFF;
pub const EEPROM_EEPROT_ACC: usize = 0x00000008;
pub const EEPROM_EEPROT_PROT_M: usize = 0x00000007;
pub const EEPROM_EEPROT_PROT_RWNPW: usize = 0x00000000;
pub const EEPROM_EEPROT_PROT_RWPW: usize = 0x00000001;
pub const EEPROM_EEPROT_PROT_RONPW: usize = 0x00000002;
pub const EEPROM_EEPASS0_PASS_M: usize = 0xFFFFFFFF;
pub const EEPROM_EEPASS0_PASS_S: usize = 0;
pub const EEPROM_EEPASS1_PASS_M: usize = 0xFFFFFFFF;
pub const EEPROM_EEPASS1_PASS_S: usize = 0;
pub const EEPROM_EEPASS2_PASS_M: usize = 0xFFFFFFFF;
pub const EEPROM_EEPASS2_PASS_S: usize = 0;
pub const EEPROM_EEINT_INT: usize = 0x00000001;
pub const EEPROM_EEHIDE_HN_M: usize = 0xFFFFFFFE;
pub const EEPROM_EEDBGME_KEY_M: usize = 0xFFFF0000;
pub const EEPROM_EEDBGME_ME: usize = 0x00000001;
pub const EEPROM_EEDBGME_KEY_S: usize = 16;
pub const EEPROM_PP_SIZE_M: usize = 0x0000001F;
pub const EEPROM_PP_SIZE_S: usize = 0;
pub const SYSEXC_RIS_FPIXCRIS: usize = 0x00000020;
pub const SYSEXC_RIS_FPOFCRIS: usize = 0x00000010;
pub const SYSEXC_RIS_FPUFCRIS: usize = 0x00000008;
pub const SYSEXC_RIS_FPIOCRIS: usize = 0x00000004;
pub const SYSEXC_RIS_FPDZCRIS: usize = 0x00000002;
pub const SYSEXC_RIS_FPIDCRIS: usize = 0x00000001;
pub const SYSEXC_IM_FPIXCIM: usize = 0x00000020;
pub const SYSEXC_IM_FPOFCIM: usize = 0x00000010;
pub const SYSEXC_IM_FPUFCIM: usize = 0x00000008;
pub const SYSEXC_IM_FPIOCIM: usize = 0x00000004;
pub const SYSEXC_IM_FPDZCIM: usize = 0x00000002;
pub const SYSEXC_IM_FPIDCIM: usize = 0x00000001;
pub const SYSEXC_MIS_FPIXCMIS: usize = 0x00000020;
pub const SYSEXC_MIS_FPOFCMIS: usize = 0x00000010;
pub const SYSEXC_MIS_FPUFCMIS: usize = 0x00000008;
pub const SYSEXC_MIS_FPIOCMIS: usize = 0x00000004;
pub const SYSEXC_MIS_FPDZCMIS: usize = 0x00000002;
pub const SYSEXC_MIS_FPIDCMIS: usize = 0x00000001;
pub const SYSEXC_IC_FPIXCIC: usize = 0x00000020;
pub const SYSEXC_IC_FPOFCIC: usize = 0x00000010;
pub const SYSEXC_IC_FPUFCIC: usize = 0x00000008;
pub const SYSEXC_IC_FPIOCIC: usize = 0x00000004;
pub const SYSEXC_IC_FPDZCIC: usize = 0x00000002;
pub const SYSEXC_IC_FPIDCIC: usize = 0x00000001;
pub const HIB_RTCC_M: usize = 0xFFFFFFFF;
pub const HIB_RTCC_S: usize = 0;
pub const HIB_RTCM0_M: usize = 0xFFFFFFFF;
pub const HIB_RTCM0_S: usize = 0;
pub const HIB_RTCLD_M: usize = 0xFFFFFFFF;
pub const HIB_RTCLD_S: usize = 0;
pub const HIB_CTL_WRC: usize = 0x80000000;
pub const HIB_CTL_OSCDRV: usize = 0x00020000;
pub const HIB_CTL_OSCBYP: usize = 0x00010000;
pub const HIB_CTL_VBATSEL_M: usize = 0x00006000;
pub const HIB_CTL_VBATSEL_1_9V: usize = 0x00000000;
pub const HIB_CTL_VBATSEL_2_1V: usize = 0x00002000;
pub const HIB_CTL_VBATSEL_2_3V: usize = 0x00004000;
pub const HIB_CTL_VBATSEL_2_5V: usize = 0x00006000;
pub const HIB_CTL_BATCHK: usize = 0x00000400;
pub const HIB_CTL_BATWKEN: usize = 0x00000200;
pub const HIB_CTL_VDD3ON: usize = 0x00000100;
pub const HIB_CTL_VABORT: usize = 0x00000080;
pub const HIB_CTL_CLK32EN: usize = 0x00000040;
pub const HIB_CTL_LOWBATEN: usize = 0x00000020;
pub const HIB_CTL_PINWEN: usize = 0x00000010;
pub const HIB_CTL_RTCWEN: usize = 0x00000008;
pub const HIB_CTL_HIBREQ: usize = 0x00000002;
pub const HIB_CTL_RTCEN: usize = 0x00000001;
pub const HIB_IM_WC: usize = 0x00000010;
pub const HIB_IM_EXTW: usize = 0x00000008;
pub const HIB_IM_LOWBAT: usize = 0x00000004;
pub const HIB_IM_RTCALT0: usize = 0x00000001;
pub const HIB_RIS_WC: usize = 0x00000010;
pub const HIB_RIS_EXTW: usize = 0x00000008;
pub const HIB_RIS_LOWBAT: usize = 0x00000004;
pub const HIB_RIS_RTCALT0: usize = 0x00000001;
pub const HIB_MIS_WC: usize = 0x00000010;
pub const HIB_MIS_EXTW: usize = 0x00000008;
pub const HIB_MIS_LOWBAT: usize = 0x00000004;
pub const HIB_MIS_RTCALT0: usize = 0x00000001;
pub const HIB_IC_WC: usize = 0x00000010;
pub const HIB_IC_EXTW: usize = 0x00000008;
pub const HIB_IC_LOWBAT: usize = 0x00000004;
pub const HIB_IC_RTCALT0: usize = 0x00000001;
pub const HIB_RTCT_TRIM_M: usize = 0x0000FFFF;
pub const HIB_RTCT_TRIM_S: usize = 0;
pub const HIB_RTCSS_RTCSSM_M: usize = 0x7FFF0000;
pub const HIB_RTCSS_RTCSSC_M: usize = 0x00007FFF;
pub const HIB_RTCSS_RTCSSM_S: usize = 16;
pub const HIB_RTCSS_RTCSSC_S: usize = 0;
pub const HIB_DATA_RTD_M: usize = 0xFFFFFFFF;
pub const HIB_DATA_RTD_S: usize = 0;
pub const FLASH_FMA_OFFSET_M: usize = 0x0003FFFF;
pub const FLASH_FMA_OFFSET_S: usize = 0;
pub const FLASH_FMD_DATA_M: usize = 0xFFFFFFFF;
pub const FLASH_FMD_DATA_S: usize = 0;
pub const FLASH_FMC_WRKEY: usize = 0xA4420000;
pub const FLASH_FMC_COMT: usize = 0x00000008;
pub const FLASH_FMC_MERASE: usize = 0x00000004;
pub const FLASH_FMC_ERASE: usize = 0x00000002;
pub const FLASH_FMC_WRITE: usize = 0x00000001;
pub const FLASH_FCRIS_PROGRIS: usize = 0x00002000;
pub const FLASH_FCRIS_ERRIS: usize = 0x00000800;
pub const FLASH_FCRIS_INVDRIS: usize = 0x00000400;
pub const FLASH_FCRIS_VOLTRIS: usize = 0x00000200;
pub const FLASH_FCRIS_ERIS: usize = 0x00000004;
pub const FLASH_FCRIS_PRIS: usize = 0x00000002;
pub const FLASH_FCRIS_ARIS: usize = 0x00000001;
pub const FLASH_FCIM_PROGMASK: usize = 0x00002000;
pub const FLASH_FCIM_ERMASK: usize = 0x00000800;
pub const FLASH_FCIM_INVDMASK: usize = 0x00000400;
pub const FLASH_FCIM_VOLTMASK: usize = 0x00000200;
pub const FLASH_FCIM_EMASK: usize = 0x00000004;
pub const FLASH_FCIM_PMASK: usize = 0x00000002;
pub const FLASH_FCIM_AMASK: usize = 0x00000001;
pub const FLASH_FCMISC_PROGMISC: usize = 0x00002000;
pub const FLASH_FCMISC_ERMISC: usize = 0x00000800;
pub const FLASH_FCMISC_INVDMISC: usize = 0x00000400;
pub const FLASH_FCMISC_VOLTMISC: usize = 0x00000200;
pub const FLASH_FCMISC_EMISC: usize = 0x00000004;
pub const FLASH_FCMISC_PMISC: usize = 0x00000002;
pub const FLASH_FCMISC_AMISC: usize = 0x00000001;
pub const FLASH_FMC2_WRKEY: usize = 0xA4420000;
pub const FLASH_FMC2_WRBUF: usize = 0x00000001;
pub const FLASH_FWBVAL_FWB_M: usize = 0xFFFFFFFF;
pub const FLASH_FWBN_DATA_M: usize = 0xFFFFFFFF;
pub const FLASH_FSIZE_SIZE_M: usize = 0x0000FFFF;
pub const FLASH_FSIZE_SIZE_8KB: usize = 0x00000003;
pub const FLASH_FSIZE_SIZE_16KB: usize = 0x00000007;
pub const FLASH_FSIZE_SIZE_32KB: usize = 0x0000000F;
pub const FLASH_FSIZE_SIZE_64KB: usize = 0x0000001F;
pub const FLASH_FSIZE_SIZE_96KB: usize = 0x0000002F;
pub const FLASH_FSIZE_SIZE_128KB: usize = 0x0000003F;
pub const FLASH_FSIZE_SIZE_192KB: usize = 0x0000005F;
pub const FLASH_FSIZE_SIZE_256KB: usize = 0x0000007F;
pub const FLASH_SSIZE_SIZE_M: usize = 0x0000FFFF;
pub const FLASH_SSIZE_SIZE_2KB: usize = 0x00000007;
pub const FLASH_SSIZE_SIZE_4KB: usize = 0x0000000F;
pub const FLASH_SSIZE_SIZE_6KB: usize = 0x00000017;
pub const FLASH_SSIZE_SIZE_8KB: usize = 0x0000001F;
pub const FLASH_SSIZE_SIZE_12KB: usize = 0x0000002F;
pub const FLASH_SSIZE_SIZE_16KB: usize = 0x0000003F;
pub const FLASH_SSIZE_SIZE_20KB: usize = 0x0000004F;
pub const FLASH_SSIZE_SIZE_24KB: usize = 0x0000005F;
pub const FLASH_SSIZE_SIZE_32KB: usize = 0x0000007F;
pub const FLASH_ROMSWMAP_SAFERTOS: usize = 0x00000001;
pub const FLASH_RMCTL_BA: usize = 0x00000001;
pub const FLASH_BOOTCFG_NW: usize = 0x80000000;
pub const FLASH_BOOTCFG_PORT_M: usize = 0x0000E000;
pub const FLASH_BOOTCFG_PORT_A: usize = 0x00000000;
pub const FLASH_BOOTCFG_PORT_B: usize = 0x00002000;
pub const FLASH_BOOTCFG_PORT_C: usize = 0x00004000;
pub const FLASH_BOOTCFG_PORT_D: usize = 0x00006000;
pub const FLASH_BOOTCFG_PORT_E: usize = 0x00008000;
pub const FLASH_BOOTCFG_PORT_F: usize = 0x0000A000;
pub const FLASH_BOOTCFG_PORT_G: usize = 0x0000C000;
pub const FLASH_BOOTCFG_PORT_H: usize = 0x0000E000;
pub const FLASH_BOOTCFG_PIN_M: usize = 0x00001C00;
pub const FLASH_BOOTCFG_PIN_0: usize = 0x00000000;
pub const FLASH_BOOTCFG_PIN_1: usize = 0x00000400;
pub const FLASH_BOOTCFG_PIN_2: usize = 0x00000800;
pub const FLASH_BOOTCFG_PIN_3: usize = 0x00000C00;
pub const FLASH_BOOTCFG_PIN_4: usize = 0x00001000;
pub const FLASH_BOOTCFG_PIN_5: usize = 0x00001400;
pub const FLASH_BOOTCFG_PIN_6: usize = 0x00001800;
pub const FLASH_BOOTCFG_PIN_7: usize = 0x00001C00;
pub const FLASH_BOOTCFG_POL: usize = 0x00000200;
pub const FLASH_BOOTCFG_EN: usize = 0x00000100;
pub const FLASH_BOOTCFG_DBG1: usize = 0x00000002;
pub const FLASH_BOOTCFG_DBG0: usize = 0x00000001;
pub const FLASH_USERREG0_DATA_M: usize = 0xFFFFFFFF;
pub const FLASH_USERREG0_DATA_S: usize = 0;
pub const FLASH_USERREG1_DATA_M: usize = 0xFFFFFFFF;
pub const FLASH_USERREG1_DATA_S: usize = 0;
pub const FLASH_USERREG2_DATA_M: usize = 0xFFFFFFFF;
pub const FLASH_USERREG2_DATA_S: usize = 0;
pub const FLASH_USERREG3_DATA_M: usize = 0xFFFFFFFF;
pub const FLASH_USERREG3_DATA_S: usize = 0;
pub const SYSCTL_DID0_VER_M: usize = 0x70000000;
pub const SYSCTL_DID0_VER_1: usize = 0x10000000;
pub const SYSCTL_DID0_CLASS_M: usize = 0x00FF0000;
pub const SYSCTL_DID0_CLASS_BLIZZARD: usize = 0x00050000;
pub const SYSCTL_DID0_MAJ_M: usize = 0x0000FF00;
pub const SYSCTL_DID0_MAJ_REVA: usize = 0x00000000;
pub const SYSCTL_DID0_MAJ_REVB: usize = 0x00000100;
pub const SYSCTL_DID0_MAJ_REVC: usize = 0x00000200;
pub const SYSCTL_DID0_MIN_M: usize = 0x000000FF;
pub const SYSCTL_DID0_MIN_0: usize = 0x00000000;
pub const SYSCTL_DID0_MIN_1: usize = 0x00000001;
pub const SYSCTL_DID0_MIN_2: usize = 0x00000002;
pub const SYSCTL_DID1_VER_M: usize = 0xF0000000;
pub const SYSCTL_DID1_VER_0: usize = 0x00000000;
pub const SYSCTL_DID1_VER_1: usize = 0x10000000;
pub const SYSCTL_DID1_FAM_M: usize = 0x0F000000;
pub const SYSCTL_DID1_FAM_STELLARIS: usize = 0x00000000;
pub const SYSCTL_DID1_PRTNO_M: usize = 0x00FF0000;
pub const SYSCTL_DID1_PRTNO_LM4F120H5QR: usize = 0x00040000;
pub const SYSCTL_DID1_PINCNT_M: usize = 0x0000E000;
pub const SYSCTL_DID1_PINCNT_28: usize = 0x00000000;
pub const SYSCTL_DID1_PINCNT_48: usize = 0x00002000;
pub const SYSCTL_DID1_PINCNT_100: usize = 0x00004000;
pub const SYSCTL_DID1_PINCNT_64: usize = 0x00006000;
pub const SYSCTL_DID1_PINCNT_144: usize = 0x00008000;
pub const SYSCTL_DID1_PINCNT_157: usize = 0x0000A000;
pub const SYSCTL_DID1_TEMP_M: usize = 0x000000E0;
pub const SYSCTL_DID1_TEMP_C: usize = 0x00000000;
pub const SYSCTL_DID1_TEMP_I: usize = 0x00000020;
pub const SYSCTL_DID1_TEMP_E: usize = 0x00000040;
pub const SYSCTL_DID1_PKG_M: usize = 0x00000018;
pub const SYSCTL_DID1_PKG_SOIC: usize = 0x00000000;
pub const SYSCTL_DID1_PKG_QFP: usize = 0x00000008;
pub const SYSCTL_DID1_PKG_BGA: usize = 0x00000010;
pub const SYSCTL_DID1_ROHS: usize = 0x00000004;
pub const SYSCTL_DID1_QUAL_M: usize = 0x00000003;
pub const SYSCTL_DID1_QUAL_ES: usize = 0x00000000;
pub const SYSCTL_DID1_QUAL_PP: usize = 0x00000001;
pub const SYSCTL_DID1_QUAL_FQ: usize = 0x00000002;
pub const SYSCTL_DC0_SRAMSZ_M: usize = 0xFFFF0000;
pub const SYSCTL_DC0_SRAMSZ_2KB: usize = 0x00070000;
pub const SYSCTL_DC0_SRAMSZ_4KB: usize = 0x000F0000;
pub const SYSCTL_DC0_SRAMSZ_6KB: usize = 0x00170000;
pub const SYSCTL_DC0_SRAMSZ_8KB: usize = 0x001F0000;
pub const SYSCTL_DC0_SRAMSZ_12KB: usize = 0x002F0000;
pub const SYSCTL_DC0_SRAMSZ_16KB: usize = 0x003F0000;
pub const SYSCTL_DC0_SRAMSZ_20KB: usize = 0x004F0000;
pub const SYSCTL_DC0_SRAMSZ_24KB: usize = 0x005F0000;
pub const SYSCTL_DC0_SRAMSZ_32KB: usize = 0x007F0000;
pub const SYSCTL_DC0_FLASHSZ_M: usize = 0x0000FFFF;
pub const SYSCTL_DC0_FLASHSZ_8KB: usize = 0x00000003;
pub const SYSCTL_DC0_FLASHSZ_16KB: usize = 0x00000007;
pub const SYSCTL_DC0_FLASHSZ_32KB: usize = 0x0000000F;
pub const SYSCTL_DC0_FLASHSZ_64KB: usize = 0x0000001F;
pub const SYSCTL_DC0_FLASHSZ_96KB: usize = 0x0000002F;
pub const SYSCTL_DC0_FLASHSZ_128K: usize = 0x0000003F;
pub const SYSCTL_DC0_FLASHSZ_192K: usize = 0x0000005F;
pub const SYSCTL_DC0_FLASHSZ_256K: usize = 0x0000007F;
pub const SYSCTL_DC0_SRAMSZ_S: usize = 16;
pub const SYSCTL_DC0_FLASHSZ_S: usize = 0;
pub const SYSCTL_DC1_WDT1: usize = 0x10000000;
pub const SYSCTL_DC1_CAN1: usize = 0x02000000;
pub const SYSCTL_DC1_CAN0: usize = 0x01000000;
pub const SYSCTL_DC1_PWM1: usize = 0x00200000;
pub const SYSCTL_DC1_PWM0: usize = 0x00100000;
pub const SYSCTL_DC1_ADC1: usize = 0x00020000;
pub const SYSCTL_DC1_ADC0: usize = 0x00010000;
pub const SYSCTL_DC1_MINSYSDIV_M: usize = 0x0000F000;
pub const SYSCTL_DC1_MINSYSDIV_100: usize = 0x00001000;
pub const SYSCTL_DC1_MINSYSDIV_66: usize = 0x00002000;
pub const SYSCTL_DC1_MINSYSDIV_50: usize = 0x00003000;
pub const SYSCTL_DC1_MINSYSDIV_40: usize = 0x00004000;
pub const SYSCTL_DC1_MINSYSDIV_25: usize = 0x00007000;
pub const SYSCTL_DC1_MINSYSDIV_20: usize = 0x00009000;
pub const SYSCTL_DC1_ADC1SPD_M: usize = 0x00000C00;
pub const SYSCTL_DC1_ADC1SPD_125K: usize = 0x00000000;
pub const SYSCTL_DC1_ADC1SPD_250K: usize = 0x00000400;
pub const SYSCTL_DC1_ADC1SPD_500K: usize = 0x00000800;
pub const SYSCTL_DC1_ADC1SPD_1M: usize = 0x00000C00;
pub const SYSCTL_DC1_ADC0SPD_M: usize = 0x00000300;
pub const SYSCTL_DC1_ADC0SPD_125K: usize = 0x00000000;
pub const SYSCTL_DC1_ADC0SPD_250K: usize = 0x00000100;
pub const SYSCTL_DC1_ADC0SPD_500K: usize = 0x00000200;
pub const SYSCTL_DC1_ADC0SPD_1M: usize = 0x00000300;
pub const SYSCTL_DC1_MPU: usize = 0x00000080;
pub const SYSCTL_DC1_HIB: usize = 0x00000040;
pub const SYSCTL_DC1_TEMP: usize = 0x00000020;
pub const SYSCTL_DC1_PLL: usize = 0x00000010;
pub const SYSCTL_DC1_WDT0: usize = 0x00000008;
pub const SYSCTL_DC1_SWO: usize = 0x00000004;
pub const SYSCTL_DC1_SWD: usize = 0x00000002;
pub const SYSCTL_DC1_JTAG: usize = 0x00000001;
pub const SYSCTL_DC2_EPI0: usize = 0x40000000;
pub const SYSCTL_DC2_I2S0: usize = 0x10000000;
pub const SYSCTL_DC2_COMP2: usize = 0x04000000;
pub const SYSCTL_DC2_COMP1: usize = 0x02000000;
pub const SYSCTL_DC2_COMP0: usize = 0x01000000;
pub const SYSCTL_DC2_TIMER3: usize = 0x00080000;
pub const SYSCTL_DC2_TIMER2: usize = 0x00040000;
pub const SYSCTL_DC2_TIMER1: usize = 0x00020000;
pub const SYSCTL_DC2_TIMER0: usize = 0x00010000;
pub const SYSCTL_DC2_I2C1HS: usize = 0x00008000;
pub const SYSCTL_DC2_I2C1: usize = 0x00004000;
pub const SYSCTL_DC2_I2C0HS: usize = 0x00002000;
pub const SYSCTL_DC2_I2C0: usize = 0x00001000;
pub const SYSCTL_DC2_QEI1: usize = 0x00000200;
pub const SYSCTL_DC2_QEI0: usize = 0x00000100;
pub const SYSCTL_DC2_SSI1: usize = 0x00000020;
pub const SYSCTL_DC2_SSI0: usize = 0x00000010;
pub const SYSCTL_DC2_UART2: usize = 0x00000004;
pub const SYSCTL_DC2_UART1: usize = 0x00000002;
pub const SYSCTL_DC2_UART0: usize = 0x00000001;
pub const SYSCTL_DC3_32KHZ: usize = 0x80000000;
pub const SYSCTL_DC3_CCP5: usize = 0x20000000;
pub const SYSCTL_DC3_CCP4: usize = 0x10000000;
pub const SYSCTL_DC3_CCP3: usize = 0x08000000;
pub const SYSCTL_DC3_CCP2: usize = 0x04000000;
pub const SYSCTL_DC3_CCP1: usize = 0x02000000;
pub const SYSCTL_DC3_CCP0: usize = 0x01000000;
pub const SYSCTL_DC3_ADC0AIN7: usize = 0x00800000;
pub const SYSCTL_DC3_ADC0AIN6: usize = 0x00400000;
pub const SYSCTL_DC3_ADC0AIN5: usize = 0x00200000;
pub const SYSCTL_DC3_ADC0AIN4: usize = 0x00100000;
pub const SYSCTL_DC3_ADC0AIN3: usize = 0x00080000;
pub const SYSCTL_DC3_ADC0AIN2: usize = 0x00040000;
pub const SYSCTL_DC3_ADC0AIN1: usize = 0x00020000;
pub const SYSCTL_DC3_ADC0AIN0: usize = 0x00010000;
pub const SYSCTL_DC3_PWMFAULT: usize = 0x00008000;
pub const SYSCTL_DC3_C2O: usize = 0x00004000;
pub const SYSCTL_DC3_C2PLUS: usize = 0x00002000;
pub const SYSCTL_DC3_C2MINUS: usize = 0x00001000;
pub const SYSCTL_DC3_C1O: usize = 0x00000800;
pub const SYSCTL_DC3_C1PLUS: usize = 0x00000400;
pub const SYSCTL_DC3_C1MINUS: usize = 0x00000200;
pub const SYSCTL_DC3_C0O: usize = 0x00000100;
pub const SYSCTL_DC3_C0PLUS: usize = 0x00000080;
pub const SYSCTL_DC3_C0MINUS: usize = 0x00000040;
pub const SYSCTL_DC3_PWM5: usize = 0x00000020;
pub const SYSCTL_DC3_PWM4: usize = 0x00000010;
pub const SYSCTL_DC3_PWM3: usize = 0x00000008;
pub const SYSCTL_DC3_PWM2: usize = 0x00000004;
pub const SYSCTL_DC3_PWM1: usize = 0x00000002;
pub const SYSCTL_DC3_PWM0: usize = 0x00000001;
pub const SYSCTL_DC4_EPHY0: usize = 0x40000000;
pub const SYSCTL_DC4_EMAC0: usize = 0x10000000;
pub const SYSCTL_DC4_E1588: usize = 0x01000000;
pub const SYSCTL_DC4_PICAL: usize = 0x00040000;
pub const SYSCTL_DC4_CCP7: usize = 0x00008000;
pub const SYSCTL_DC4_CCP6: usize = 0x00004000;
pub const SYSCTL_DC4_UDMA: usize = 0x00002000;
pub const SYSCTL_DC4_ROM: usize = 0x00001000;
pub const SYSCTL_DC4_GPIOJ: usize = 0x00000100;
pub const SYSCTL_DC4_GPIOH: usize = 0x00000080;
pub const SYSCTL_DC4_GPIOG: usize = 0x00000040;
pub const SYSCTL_DC4_GPIOF: usize = 0x00000020;
pub const SYSCTL_DC4_GPIOE: usize = 0x00000010;
pub const SYSCTL_DC4_GPIOD: usize = 0x00000008;
pub const SYSCTL_DC4_GPIOC: usize = 0x00000004;
pub const SYSCTL_DC4_GPIOB: usize = 0x00000002;
pub const SYSCTL_DC4_GPIOA: usize = 0x00000001;
pub const SYSCTL_DC5_PWMFAULT3: usize = 0x08000000;
pub const SYSCTL_DC5_PWMFAULT2: usize = 0x04000000;
pub const SYSCTL_DC5_PWMFAULT1: usize = 0x02000000;
pub const SYSCTL_DC5_PWMFAULT0: usize = 0x01000000;
pub const SYSCTL_DC5_PWMEFLT: usize = 0x00200000;
pub const SYSCTL_DC5_PWMESYNC: usize = 0x00100000;
pub const SYSCTL_DC5_PWM7: usize = 0x00000080;
pub const SYSCTL_DC5_PWM6: usize = 0x00000040;
pub const SYSCTL_DC5_PWM5: usize = 0x00000020;
pub const SYSCTL_DC5_PWM4: usize = 0x00000010;
pub const SYSCTL_DC5_PWM3: usize = 0x00000008;
pub const SYSCTL_DC5_PWM2: usize = 0x00000004;
pub const SYSCTL_DC5_PWM1: usize = 0x00000002;
pub const SYSCTL_DC5_PWM0: usize = 0x00000001;
pub const SYSCTL_DC6_USB0PHY: usize = 0x00000010;
pub const SYSCTL_DC6_USB0_M: usize = 0x00000003;
pub const SYSCTL_DC6_USB0_DEV: usize = 0x00000001;
pub const SYSCTL_DC6_USB0_HOSTDEV: usize = 0x00000002;
pub const SYSCTL_DC6_USB0_OTG: usize = 0x00000003;
pub const SYSCTL_DC7_DMACH30: usize = 0x40000000;
pub const SYSCTL_DC7_DMACH29: usize = 0x20000000;
pub const SYSCTL_DC7_DMACH28: usize = 0x10000000;
pub const SYSCTL_DC7_DMACH27: usize = 0x08000000;
pub const SYSCTL_DC7_DMACH26: usize = 0x04000000;
pub const SYSCTL_DC7_DMACH25: usize = 0x02000000;
pub const SYSCTL_DC7_DMACH24: usize = 0x01000000;
pub const SYSCTL_DC7_DMACH23: usize = 0x00800000;
pub const SYSCTL_DC7_DMACH22: usize = 0x00400000;
pub const SYSCTL_DC7_DMACH21: usize = 0x00200000;
pub const SYSCTL_DC7_DMACH20: usize = 0x00100000;
pub const SYSCTL_DC7_DMACH19: usize = 0x00080000;
pub const SYSCTL_DC7_DMACH18: usize = 0x00040000;
pub const SYSCTL_DC7_DMACH17: usize = 0x00020000;
pub const SYSCTL_DC7_DMACH16: usize = 0x00010000;
pub const SYSCTL_DC7_DMACH15: usize = 0x00008000;
pub const SYSCTL_DC7_DMACH14: usize = 0x00004000;
pub const SYSCTL_DC7_DMACH13: usize = 0x00002000;
pub const SYSCTL_DC7_DMACH12: usize = 0x00001000;
pub const SYSCTL_DC7_DMACH11: usize = 0x00000800;
pub const SYSCTL_DC7_DMACH10: usize = 0x00000400;
pub const SYSCTL_DC7_DMACH9: usize = 0x00000200;
pub const SYSCTL_DC7_DMACH8: usize = 0x00000100;
pub const SYSCTL_DC7_DMACH7: usize = 0x00000080;
pub const SYSCTL_DC7_DMACH6: usize = 0x00000040;
pub const SYSCTL_DC7_DMACH5: usize = 0x00000020;
pub const SYSCTL_DC7_DMACH4: usize = 0x00000010;
pub const SYSCTL_DC7_DMACH3: usize = 0x00000008;
pub const SYSCTL_DC7_DMACH2: usize = 0x00000004;
pub const SYSCTL_DC7_DMACH1: usize = 0x00000002;
pub const SYSCTL_DC7_DMACH0: usize = 0x00000001;
pub const SYSCTL_DC8_ADC1AIN15: usize = 0x80000000;
pub const SYSCTL_DC8_ADC1AIN14: usize = 0x40000000;
pub const SYSCTL_DC8_ADC1AIN13: usize = 0x20000000;
pub const SYSCTL_DC8_ADC1AIN12: usize = 0x10000000;
pub const SYSCTL_DC8_ADC1AIN11: usize = 0x08000000;
pub const SYSCTL_DC8_ADC1AIN10: usize = 0x04000000;
pub const SYSCTL_DC8_ADC1AIN9: usize = 0x02000000;
pub const SYSCTL_DC8_ADC1AIN8: usize = 0x01000000;
pub const SYSCTL_DC8_ADC1AIN7: usize = 0x00800000;
pub const SYSCTL_DC8_ADC1AIN6: usize = 0x00400000;
pub const SYSCTL_DC8_ADC1AIN5: usize = 0x00200000;
pub const SYSCTL_DC8_ADC1AIN4: usize = 0x00100000;
pub const SYSCTL_DC8_ADC1AIN3: usize = 0x00080000;
pub const SYSCTL_DC8_ADC1AIN2: usize = 0x00040000;
pub const SYSCTL_DC8_ADC1AIN1: usize = 0x00020000;
pub const SYSCTL_DC8_ADC1AIN0: usize = 0x00010000;
pub const SYSCTL_DC8_ADC0AIN15: usize = 0x00008000;
pub const SYSCTL_DC8_ADC0AIN14: usize = 0x00004000;
pub const SYSCTL_DC8_ADC0AIN13: usize = 0x00002000;
pub const SYSCTL_DC8_ADC0AIN12: usize = 0x00001000;
pub const SYSCTL_DC8_ADC0AIN11: usize = 0x00000800;
pub const SYSCTL_DC8_ADC0AIN10: usize = 0x00000400;
pub const SYSCTL_DC8_ADC0AIN9: usize = 0x00000200;
pub const SYSCTL_DC8_ADC0AIN8: usize = 0x00000100;
pub const SYSCTL_DC8_ADC0AIN7: usize = 0x00000080;
pub const SYSCTL_DC8_ADC0AIN6: usize = 0x00000040;
pub const SYSCTL_DC8_ADC0AIN5: usize = 0x00000020;
pub const SYSCTL_DC8_ADC0AIN4: usize = 0x00000010;
pub const SYSCTL_DC8_ADC0AIN3: usize = 0x00000008;
pub const SYSCTL_DC8_ADC0AIN2: usize = 0x00000004;
pub const SYSCTL_DC8_ADC0AIN1: usize = 0x00000002;
pub const SYSCTL_DC8_ADC0AIN0: usize = 0x00000001;
pub const SYSCTL_PBORCTL_BORIOR: usize = 0x00000002;
pub const SYSCTL_SRCR0_WDT1: usize = 0x10000000;
pub const SYSCTL_SRCR0_CAN1: usize = 0x02000000;
pub const SYSCTL_SRCR0_CAN0: usize = 0x01000000;
pub const SYSCTL_SRCR0_PWM0: usize = 0x00100000;
pub const SYSCTL_SRCR0_ADC1: usize = 0x00020000;
pub const SYSCTL_SRCR0_ADC0: usize = 0x00010000;
pub const SYSCTL_SRCR0_HIB: usize = 0x00000040;
pub const SYSCTL_SRCR0_WDT0: usize = 0x00000008;
pub const SYSCTL_SRCR1_COMP2: usize = 0x04000000;
pub const SYSCTL_SRCR1_COMP1: usize = 0x02000000;
pub const SYSCTL_SRCR1_COMP0: usize = 0x01000000;
pub const SYSCTL_SRCR1_TIMER3: usize = 0x00080000;
pub const SYSCTL_SRCR1_TIMER2: usize = 0x00040000;
pub const SYSCTL_SRCR1_TIMER1: usize = 0x00020000;
pub const SYSCTL_SRCR1_TIMER0: usize = 0x00010000;
pub const SYSCTL_SRCR1_I2C1: usize = 0x00004000;
pub const SYSCTL_SRCR1_I2C0: usize = 0x00001000;
pub const SYSCTL_SRCR1_QEI1: usize = 0x00000200;
pub const SYSCTL_SRCR1_QEI0: usize = 0x00000100;
pub const SYSCTL_SRCR1_SSI1: usize = 0x00000020;
pub const SYSCTL_SRCR1_SSI0: usize = 0x00000010;
pub const SYSCTL_SRCR1_UART2: usize = 0x00000004;
pub const SYSCTL_SRCR1_UART1: usize = 0x00000002;
pub const SYSCTL_SRCR1_UART0: usize = 0x00000001;
pub const SYSCTL_SRCR2_USB0: usize = 0x00010000;
pub const SYSCTL_SRCR2_UDMA: usize = 0x00002000;
pub const SYSCTL_SRCR2_GPIOJ: usize = 0x00000100;
pub const SYSCTL_SRCR2_GPIOH: usize = 0x00000080;
pub const SYSCTL_SRCR2_GPIOG: usize = 0x00000040;
pub const SYSCTL_SRCR2_GPIOF: usize = 0x00000020;
pub const SYSCTL_SRCR2_GPIOE: usize = 0x00000010;
pub const SYSCTL_SRCR2_GPIOD: usize = 0x00000008;
pub const SYSCTL_SRCR2_GPIOC: usize = 0x00000004;
pub const SYSCTL_SRCR2_GPIOB: usize = 0x00000002;
pub const SYSCTL_SRCR2_GPIOA: usize = 0x00000001;
pub const SYSCTL_RIS_MOSCPUPRIS: usize = 0x00000100;
pub const SYSCTL_RIS_USBPLLLRIS: usize = 0x00000080;
pub const SYSCTL_RIS_PLLLRIS: usize = 0x00000040;
pub const SYSCTL_RIS_MOFRIS: usize = 0x00000008;
pub const SYSCTL_RIS_BORRIS: usize = 0x00000002;
pub const SYSCTL_IMC_MOSCPUPIM: usize = 0x00000100;
pub const SYSCTL_IMC_USBPLLLIM: usize = 0x00000080;
pub const SYSCTL_IMC_PLLLIM: usize = 0x00000040;
pub const SYSCTL_IMC_MOFIM: usize = 0x00000008;
pub const SYSCTL_IMC_BORIM: usize = 0x00000002;
pub const SYSCTL_MISC_MOSCPUPMIS: usize = 0x00000100;
pub const SYSCTL_MISC_USBPLLLMIS: usize = 0x00000080;
pub const SYSCTL_MISC_PLLLMIS: usize = 0x00000040;
pub const SYSCTL_MISC_MOFMIS: usize = 0x00000008;
pub const SYSCTL_MISC_BORMIS: usize = 0x00000002;
pub const SYSCTL_RESC_MOSCFAIL: usize = 0x00010000;
pub const SYSCTL_RESC_WDT1: usize = 0x00000020;
pub const SYSCTL_RESC_SW: usize = 0x00000010;
pub const SYSCTL_RESC_WDT0: usize = 0x00000008;
pub const SYSCTL_RESC_BOR: usize = 0x00000004;
pub const SYSCTL_RESC_POR: usize = 0x00000002;
pub const SYSCTL_RESC_EXT: usize = 0x00000001;
pub const SYSCTL_RCC_ACG: usize = 0x08000000;
pub const SYSCTL_RCC_SYSDIV_M: usize = 0x07800000;
pub const SYSCTL_RCC_USESYSDIV: usize = 0x00400000;
pub const SYSCTL_RCC_PWRDN: usize = 0x00002000;
pub const SYSCTL_RCC_BYPASS: usize = 0x00000800;
pub const SYSCTL_RCC_XTAL_M: usize = 0x000007C0;
pub const SYSCTL_RCC_XTAL_4MHZ: usize = 0x00000180;
pub const SYSCTL_RCC_XTAL_4_09MHZ: usize = 0x000001C0;
pub const SYSCTL_RCC_XTAL_4_91MHZ: usize = 0x00000200;
pub const SYSCTL_RCC_XTAL_5MHZ: usize = 0x00000240;
pub const SYSCTL_RCC_XTAL_5_12MHZ: usize = 0x00000280;
pub const SYSCTL_RCC_XTAL_6MHZ: usize = 0x000002C0;
pub const SYSCTL_RCC_XTAL_6_14MHZ: usize = 0x00000300;
pub const SYSCTL_RCC_XTAL_7_37MHZ: usize = 0x00000340;
pub const SYSCTL_RCC_XTAL_8MHZ: usize = 0x00000380;
pub const SYSCTL_RCC_XTAL_8_19MHZ: usize = 0x000003C0;
pub const SYSCTL_RCC_XTAL_10MHZ: usize = 0x00000400;
pub const SYSCTL_RCC_XTAL_12MHZ: usize = 0x00000440;
pub const SYSCTL_RCC_XTAL_12_2MHZ: usize = 0x00000480;
pub const SYSCTL_RCC_XTAL_13_5MHZ: usize = 0x000004C0;
pub const SYSCTL_RCC_XTAL_14_3MHZ: usize = 0x00000500;
pub const SYSCTL_RCC_XTAL_16MHZ: usize = 0x00000540;
pub const SYSCTL_RCC_XTAL_16_3MHZ: usize = 0x00000580;
pub const SYSCTL_RCC_XTAL_18MHZ: usize = 0x000005C0;
pub const SYSCTL_RCC_XTAL_20MHZ: usize = 0x00000600;
pub const SYSCTL_RCC_XTAL_24MHZ: usize = 0x00000640;
pub const SYSCTL_RCC_XTAL_25MHZ: usize = 0x00000680;
pub const SYSCTL_RCC_OSCSRC_M: usize = 0x00000030;
pub const SYSCTL_RCC_OSCSRC_MAIN: usize = 0x00000000;
pub const SYSCTL_RCC_OSCSRC_INT: usize = 0x00000010;
pub const SYSCTL_RCC_OSCSRC_INT4: usize = 0x00000020;
pub const SYSCTL_RCC_OSCSRC_30: usize = 0x00000030;
pub const SYSCTL_RCC_IOSCDIS: usize = 0x00000002;
pub const SYSCTL_RCC_MOSCDIS: usize = 0x00000001;
pub const SYSCTL_RCC_SYSDIV_S: usize = 23;
pub const SYSCTL_GPIOHBCTL_PORTF: usize = 0x00000020;
pub const SYSCTL_GPIOHBCTL_PORTE: usize = 0x00000010;
pub const SYSCTL_GPIOHBCTL_PORTD: usize = 0x00000008;
pub const SYSCTL_GPIOHBCTL_PORTC: usize = 0x00000004;
pub const SYSCTL_GPIOHBCTL_PORTB: usize = 0x00000002;
pub const SYSCTL_GPIOHBCTL_PORTA: usize = 0x00000001;
pub const SYSCTL_RCC2_USERCC2: usize = 0x80000000;
pub const SYSCTL_RCC2_DIV400: usize = 0x40000000;
pub const SYSCTL_RCC2_SYSDIV2_M: usize = 0x1F800000;
pub const SYSCTL_RCC2_SYSDIV2_2: usize = 0x00800000;
pub const SYSCTL_RCC2_SYSDIV2_3: usize = 0x01000000;
pub const SYSCTL_RCC2_SYSDIV2_4: usize = 0x01800000;
pub const SYSCTL_RCC2_SYSDIV2_5: usize = 0x02000000;
pub const SYSCTL_RCC2_SYSDIV2_6: usize = 0x02800000;
pub const SYSCTL_RCC2_SYSDIV2_7: usize = 0x03000000;
pub const SYSCTL_RCC2_SYSDIV2_8: usize = 0x03800000;
pub const SYSCTL_RCC2_SYSDIV2_9: usize = 0x04000000;
pub const SYSCTL_RCC2_SYSDIV2_10: usize = 0x04800000;
pub const SYSCTL_RCC2_SYSDIV2_11: usize = 0x05000000;
pub const SYSCTL_RCC2_SYSDIV2_12: usize = 0x05800000;
pub const SYSCTL_RCC2_SYSDIV2_13: usize = 0x06000000;
pub const SYSCTL_RCC2_SYSDIV2_14: usize = 0x06800000;
pub const SYSCTL_RCC2_SYSDIV2_15: usize = 0x07000000;
pub const SYSCTL_RCC2_SYSDIV2_16: usize = 0x07800000;
pub const SYSCTL_RCC2_SYSDIV2_17: usize = 0x08000000;
pub const SYSCTL_RCC2_SYSDIV2_18: usize = 0x08800000;
pub const SYSCTL_RCC2_SYSDIV2_19: usize = 0x09000000;
pub const SYSCTL_RCC2_SYSDIV2_20: usize = 0x09800000;
pub const SYSCTL_RCC2_SYSDIV2_21: usize = 0x0A000000;
pub const SYSCTL_RCC2_SYSDIV2_22: usize = 0x0A800000;
pub const SYSCTL_RCC2_SYSDIV2_23: usize = 0x0B000000;
pub const SYSCTL_RCC2_SYSDIV2_24: usize = 0x0B800000;
pub const SYSCTL_RCC2_SYSDIV2_25: usize = 0x0C000000;
pub const SYSCTL_RCC2_SYSDIV2_26: usize = 0x0C800000;
pub const SYSCTL_RCC2_SYSDIV2_27: usize = 0x0D000000;
pub const SYSCTL_RCC2_SYSDIV2_28: usize = 0x0D800000;
pub const SYSCTL_RCC2_SYSDIV2_29: usize = 0x0E000000;
pub const SYSCTL_RCC2_SYSDIV2_30: usize = 0x0E800000;
pub const SYSCTL_RCC2_SYSDIV2_31: usize = 0x0F000000;
pub const SYSCTL_RCC2_SYSDIV2_32: usize = 0x0F800000;
pub const SYSCTL_RCC2_SYSDIV2_33: usize = 0x10000000;
pub const SYSCTL_RCC2_SYSDIV2_34: usize = 0x10800000;
pub const SYSCTL_RCC2_SYSDIV2_35: usize = 0x11000000;
pub const SYSCTL_RCC2_SYSDIV2_36: usize = 0x11800000;
pub const SYSCTL_RCC2_SYSDIV2_37: usize = 0x12000000;
pub const SYSCTL_RCC2_SYSDIV2_38: usize = 0x12800000;
pub const SYSCTL_RCC2_SYSDIV2_39: usize = 0x13000000;
pub const SYSCTL_RCC2_SYSDIV2_40: usize = 0x13800000;
pub const SYSCTL_RCC2_SYSDIV2_41: usize = 0x14000000;
pub const SYSCTL_RCC2_SYSDIV2_42: usize = 0x14800000;
pub const SYSCTL_RCC2_SYSDIV2_43: usize = 0x15000000;
pub const SYSCTL_RCC2_SYSDIV2_44: usize = 0x15800000;
pub const SYSCTL_RCC2_SYSDIV2_45: usize = 0x16000000;
pub const SYSCTL_RCC2_SYSDIV2_46: usize = 0x16800000;
pub const SYSCTL_RCC2_SYSDIV2_47: usize = 0x17000000;
pub const SYSCTL_RCC2_SYSDIV2_48: usize = 0x17800000;
pub const SYSCTL_RCC2_SYSDIV2_49: usize = 0x18000000;
pub const SYSCTL_RCC2_SYSDIV2_50: usize = 0x18800000;
pub const SYSCTL_RCC2_SYSDIV2_51: usize = 0x19000000;
pub const SYSCTL_RCC2_SYSDIV2_52: usize = 0x19800000;
pub const SYSCTL_RCC2_SYSDIV2_53: usize = 0x1A000000;
pub const SYSCTL_RCC2_SYSDIV2_54: usize = 0x1A800000;
pub const SYSCTL_RCC2_SYSDIV2_55: usize = 0x1B000000;
pub const SYSCTL_RCC2_SYSDIV2_56: usize = 0x1B800000;
pub const SYSCTL_RCC2_SYSDIV2_57: usize = 0x1C000000;
pub const SYSCTL_RCC2_SYSDIV2_58: usize = 0x1C800000;
pub const SYSCTL_RCC2_SYSDIV2_59: usize = 0x1D000000;
pub const SYSCTL_RCC2_SYSDIV2_60: usize = 0x1D800000;
pub const SYSCTL_RCC2_SYSDIV2_61: usize = 0x1E000000;
pub const SYSCTL_RCC2_SYSDIV2_62: usize = 0x1E800000;
pub const SYSCTL_RCC2_SYSDIV2_63: usize = 0x1F000000;
pub const SYSCTL_RCC2_SYSDIV2_64: usize = 0x1F800000;
pub const SYSCTL_RCC2_SYSDIV2LSB: usize = 0x00400000;
pub const SYSCTL_RCC2_USBPWRDN: usize = 0x00004000;
pub const SYSCTL_RCC2_PWRDN2: usize = 0x00002000;
pub const SYSCTL_RCC2_BYPASS2: usize = 0x00000800;
pub const SYSCTL_RCC2_OSCSRC2_M: usize = 0x00000070;
pub const SYSCTL_RCC2_OSCSRC2_MO: usize = 0x00000000;
pub const SYSCTL_RCC2_OSCSRC2_IO: usize = 0x00000010;
pub const SYSCTL_RCC2_OSCSRC2_IO4: usize = 0x00000020;
pub const SYSCTL_RCC2_OSCSRC2_30: usize = 0x00000030;
pub const SYSCTL_RCC2_OSCSRC2_32: usize = 0x00000070;
pub const SYSCTL_RCC2_SYSDIV2_S: usize = 23;
pub const SYSCTL_MOSCCTL_NOXTAL: usize = 0x00000004;
pub const SYSCTL_MOSCCTL_MOSCIM: usize = 0x00000002;
pub const SYSCTL_MOSCCTL_CVAL: usize = 0x00000001;
pub const SYSCTL_RCGC0_WDT1: usize = 0x10000000;
pub const SYSCTL_RCGC0_CAN1: usize = 0x02000000;
pub const SYSCTL_RCGC0_CAN0: usize = 0x01000000;
pub const SYSCTL_RCGC0_PWM0: usize = 0x00100000;
pub const SYSCTL_RCGC0_ADC1: usize = 0x00020000;
pub const SYSCTL_RCGC0_ADC0: usize = 0x00010000;
pub const SYSCTL_RCGC0_ADC1SPD_M: usize = 0x00000C00;
pub const SYSCTL_RCGC0_ADC1SPD_125K: usize = 0x00000000;
pub const SYSCTL_RCGC0_ADC1SPD_250K: usize = 0x00000400;
pub const SYSCTL_RCGC0_ADC1SPD_500K: usize = 0x00000800;
pub const SYSCTL_RCGC0_ADC1SPD_1M: usize = 0x00000C00;
pub const SYSCTL_RCGC0_ADC0SPD_M: usize = 0x00000300;
pub const SYSCTL_RCGC0_ADC0SPD_125K: usize = 0x00000000;
pub const SYSCTL_RCGC0_ADC0SPD_250K: usize = 0x00000100;
pub const SYSCTL_RCGC0_ADC0SPD_500K: usize = 0x00000200;
pub const SYSCTL_RCGC0_ADC0SPD_1M: usize = 0x00000300;
pub const SYSCTL_RCGC0_HIB: usize = 0x00000040;
pub const SYSCTL_RCGC0_WDT0: usize = 0x00000008;
pub const SYSCTL_RCGC1_COMP2: usize = 0x04000000;
pub const SYSCTL_RCGC1_COMP1: usize = 0x02000000;
pub const SYSCTL_RCGC1_COMP0: usize = 0x01000000;
pub const SYSCTL_RCGC1_TIMER3: usize = 0x00080000;
pub const SYSCTL_RCGC1_TIMER2: usize = 0x00040000;
pub const SYSCTL_RCGC1_TIMER1: usize = 0x00020000;
pub const SYSCTL_RCGC1_TIMER0: usize = 0x00010000;
pub const SYSCTL_RCGC1_I2C1: usize = 0x00004000;
pub const SYSCTL_RCGC1_I2C0: usize = 0x00001000;
pub const SYSCTL_RCGC1_QEI1: usize = 0x00000200;
pub const SYSCTL_RCGC1_QEI0: usize = 0x00000100;
pub const SYSCTL_RCGC1_SSI1: usize = 0x00000020;
pub const SYSCTL_RCGC1_SSI0: usize = 0x00000010;
pub const SYSCTL_RCGC1_UART2: usize = 0x00000004;
pub const SYSCTL_RCGC1_UART1: usize = 0x00000002;
pub const SYSCTL_RCGC1_UART0: usize = 0x00000001;
pub const SYSCTL_RCGC2_USB0: usize = 0x00010000;
pub const SYSCTL_RCGC2_UDMA: usize = 0x00002000;
pub const SYSCTL_RCGC2_GPIOJ: usize = 0x00000100;
pub const SYSCTL_RCGC2_GPIOH: usize = 0x00000080;
pub const SYSCTL_RCGC2_GPIOG: usize = 0x00000040;
pub const SYSCTL_RCGC2_GPIOF: usize = 0x00000020;
pub const SYSCTL_RCGC2_GPIOE: usize = 0x00000010;
pub const SYSCTL_RCGC2_GPIOD: usize = 0x00000008;
pub const SYSCTL_RCGC2_GPIOC: usize = 0x00000004;
pub const SYSCTL_RCGC2_GPIOB: usize = 0x00000002;
pub const SYSCTL_RCGC2_GPIOA: usize = 0x00000001;
pub const SYSCTL_SCGC0_WDT1: usize = 0x10000000;
pub const SYSCTL_SCGC0_CAN1: usize = 0x02000000;
pub const SYSCTL_SCGC0_CAN0: usize = 0x01000000;
pub const SYSCTL_SCGC0_PWM0: usize = 0x00100000;
pub const SYSCTL_SCGC0_ADC1: usize = 0x00020000;
pub const SYSCTL_SCGC0_ADC0: usize = 0x00010000;
pub const SYSCTL_SCGC0_HIB: usize = 0x00000040;
pub const SYSCTL_SCGC0_WDT0: usize = 0x00000008;
pub const SYSCTL_SCGC1_COMP2: usize = 0x04000000;
pub const SYSCTL_SCGC1_COMP1: usize = 0x02000000;
pub const SYSCTL_SCGC1_COMP0: usize = 0x01000000;
pub const SYSCTL_SCGC1_TIMER3: usize = 0x00080000;
pub const SYSCTL_SCGC1_TIMER2: usize = 0x00040000;
pub const SYSCTL_SCGC1_TIMER1: usize = 0x00020000;
pub const SYSCTL_SCGC1_TIMER0: usize = 0x00010000;
pub const SYSCTL_SCGC1_I2C1: usize = 0x00004000;
pub const SYSCTL_SCGC1_I2C0: usize = 0x00001000;
pub const SYSCTL_SCGC1_QEI1: usize = 0x00000200;
pub const SYSCTL_SCGC1_QEI0: usize = 0x00000100;
pub const SYSCTL_SCGC1_SSI1: usize = 0x00000020;
pub const SYSCTL_SCGC1_SSI0: usize = 0x00000010;
pub const SYSCTL_SCGC1_UART2: usize = 0x00000004;
pub const SYSCTL_SCGC1_UART1: usize = 0x00000002;
pub const SYSCTL_SCGC1_UART0: usize = 0x00000001;
pub const SYSCTL_SCGC2_USB0: usize = 0x00010000;
pub const SYSCTL_SCGC2_UDMA: usize = 0x00002000;
pub const SYSCTL_SCGC2_GPIOJ: usize = 0x00000100;
pub const SYSCTL_SCGC2_GPIOH: usize = 0x00000080;
pub const SYSCTL_SCGC2_GPIOG: usize = 0x00000040;
pub const SYSCTL_SCGC2_GPIOF: usize = 0x00000020;
pub const SYSCTL_SCGC2_GPIOE: usize = 0x00000010;
pub const SYSCTL_SCGC2_GPIOD: usize = 0x00000008;
pub const SYSCTL_SCGC2_GPIOC: usize = 0x00000004;
pub const SYSCTL_SCGC2_GPIOB: usize = 0x00000002;
pub const SYSCTL_SCGC2_GPIOA: usize = 0x00000001;
pub const SYSCTL_DCGC0_WDT1: usize = 0x10000000;
pub const SYSCTL_DCGC0_CAN1: usize = 0x02000000;
pub const SYSCTL_DCGC0_CAN0: usize = 0x01000000;
pub const SYSCTL_DCGC0_PWM0: usize = 0x00100000;
pub const SYSCTL_DCGC0_ADC1: usize = 0x00020000;
pub const SYSCTL_DCGC0_ADC0: usize = 0x00010000;
pub const SYSCTL_DCGC0_HIB: usize = 0x00000040;
pub const SYSCTL_DCGC0_WDT0: usize = 0x00000008;
pub const SYSCTL_DCGC1_COMP2: usize = 0x04000000;
pub const SYSCTL_DCGC1_COMP1: usize = 0x02000000;
pub const SYSCTL_DCGC1_COMP0: usize = 0x01000000;
pub const SYSCTL_DCGC1_TIMER3: usize = 0x00080000;
pub const SYSCTL_DCGC1_TIMER2: usize = 0x00040000;
pub const SYSCTL_DCGC1_TIMER1: usize = 0x00020000;
pub const SYSCTL_DCGC1_TIMER0: usize = 0x00010000;
pub const SYSCTL_DCGC1_I2C1: usize = 0x00004000;
pub const SYSCTL_DCGC1_I2C0: usize = 0x00001000;
pub const SYSCTL_DCGC1_QEI1: usize = 0x00000200;
pub const SYSCTL_DCGC1_QEI0: usize = 0x00000100;
pub const SYSCTL_DCGC1_SSI1: usize = 0x00000020;
pub const SYSCTL_DCGC1_SSI0: usize = 0x00000010;
pub const SYSCTL_DCGC1_UART2: usize = 0x00000004;
pub const SYSCTL_DCGC1_UART1: usize = 0x00000002;
pub const SYSCTL_DCGC1_UART0: usize = 0x00000001;
pub const SYSCTL_DCGC2_USB0: usize = 0x00010000;
pub const SYSCTL_DCGC2_UDMA: usize = 0x00002000;
pub const SYSCTL_DCGC2_GPIOJ: usize = 0x00000100;
pub const SYSCTL_DCGC2_GPIOH: usize = 0x00000080;
pub const SYSCTL_DCGC2_GPIOG: usize = 0x00000040;
pub const SYSCTL_DCGC2_GPIOF: usize = 0x00000020;
pub const SYSCTL_DCGC2_GPIOE: usize = 0x00000010;
pub const SYSCTL_DCGC2_GPIOD: usize = 0x00000008;
pub const SYSCTL_DCGC2_GPIOC: usize = 0x00000004;
pub const SYSCTL_DCGC2_GPIOB: usize = 0x00000002;
pub const SYSCTL_DCGC2_GPIOA: usize = 0x00000001;
pub const SYSCTL_DSLPCLKCFG_D_M: usize = 0x1F800000;
pub const SYSCTL_DSLPCLKCFG_D_1: usize = 0x00000000;
pub const SYSCTL_DSLPCLKCFG_D_2: usize = 0x00800000;
pub const SYSCTL_DSLPCLKCFG_D_3: usize = 0x01000000;
pub const SYSCTL_DSLPCLKCFG_D_4: usize = 0x01800000;
pub const SYSCTL_DSLPCLKCFG_D_64: usize = 0x1F800000;
pub const SYSCTL_DSLPCLKCFG_O_M: usize = 0x00000070;
pub const SYSCTL_DSLPCLKCFG_O_IGN: usize = 0x00000000;
pub const SYSCTL_DSLPCLKCFG_O_IO: usize = 0x00000010;
pub const SYSCTL_DSLPCLKCFG_O_30: usize = 0x00000030;
pub const SYSCTL_DSLPCLKCFG_O_32: usize = 0x00000070;
pub const SYSCTL_SYSPROP_FPU: usize = 0x00000001;
pub const SYSCTL_PIOSCCAL_UTEN: usize = 0x80000000;
pub const SYSCTL_PIOSCCAL_CAL: usize = 0x00000200;
pub const SYSCTL_PIOSCCAL_UPDATE: usize = 0x00000100;
pub const SYSCTL_PIOSCCAL_UT_M: usize = 0x0000007F;
pub const SYSCTL_PIOSCCAL_UT_S: usize = 0;
pub const SYSCTL_PIOSCSTAT_DT_M: usize = 0x007F0000;
pub const SYSCTL_PIOSCSTAT_CR_M: usize = 0x00000300;
pub const SYSCTL_PIOSCSTAT_CRNONE: usize = 0x00000000;
pub const SYSCTL_PIOSCSTAT_CRPASS: usize = 0x00000100;
pub const SYSCTL_PIOSCSTAT_CRFAIL: usize = 0x00000200;
pub const SYSCTL_PIOSCSTAT_CT_M: usize = 0x0000007F;
pub const SYSCTL_PIOSCSTAT_DT_S: usize = 16;
pub const SYSCTL_PIOSCSTAT_CT_S: usize = 0;
pub const SYSCTL_PLLFREQ0_MFRAC_M: usize = 0x000FFC00;
pub const SYSCTL_PLLFREQ0_MINT_M: usize = 0x000003FF;
pub const SYSCTL_PLLFREQ0_MFRAC_S: usize = 10;
pub const SYSCTL_PLLFREQ0_MINT_S: usize = 0;
pub const SYSCTL_PLLFREQ1_Q_M: usize = 0x00001F00;
pub const SYSCTL_PLLFREQ1_N_M: usize = 0x0000001F;
pub const SYSCTL_PLLFREQ1_Q_S: usize = 8;
pub const SYSCTL_PLLFREQ1_N_S: usize = 0;
pub const SYSCTL_PLLSTAT_LOCK: usize = 0x00000001;
pub const SYSCTL_DC9_ADC1DC7: usize = 0x00800000;
pub const SYSCTL_DC9_ADC1DC6: usize = 0x00400000;
pub const SYSCTL_DC9_ADC1DC5: usize = 0x00200000;
pub const SYSCTL_DC9_ADC1DC4: usize = 0x00100000;
pub const SYSCTL_DC9_ADC1DC3: usize = 0x00080000;
pub const SYSCTL_DC9_ADC1DC2: usize = 0x00040000;
pub const SYSCTL_DC9_ADC1DC1: usize = 0x00020000;
pub const SYSCTL_DC9_ADC1DC0: usize = 0x00010000;
pub const SYSCTL_DC9_ADC0DC7: usize = 0x00000080;
pub const SYSCTL_DC9_ADC0DC6: usize = 0x00000040;
pub const SYSCTL_DC9_ADC0DC5: usize = 0x00000020;
pub const SYSCTL_DC9_ADC0DC4: usize = 0x00000010;
pub const SYSCTL_DC9_ADC0DC3: usize = 0x00000008;
pub const SYSCTL_DC9_ADC0DC2: usize = 0x00000004;
pub const SYSCTL_DC9_ADC0DC1: usize = 0x00000002;
pub const SYSCTL_DC9_ADC0DC0: usize = 0x00000001;
pub const SYSCTL_NVMSTAT_TPSW: usize = 0x00000010;
pub const SYSCTL_NVMSTAT_FWB: usize = 0x00000001;
pub const SYSCTL_PPWD_P1: usize = 0x00000002;
pub const SYSCTL_PPWD_P0: usize = 0x00000001;
pub const SYSCTL_PPTIMER_P5: usize = 0x00000020;
pub const SYSCTL_PPTIMER_P4: usize = 0x00000010;
pub const SYSCTL_PPTIMER_P3: usize = 0x00000008;
pub const SYSCTL_PPTIMER_P2: usize = 0x00000004;
pub const SYSCTL_PPTIMER_P1: usize = 0x00000002;
pub const SYSCTL_PPTIMER_P0: usize = 0x00000001;
pub const SYSCTL_PPGPIO_P14: usize = 0x00004000;
pub const SYSCTL_PPGPIO_P13: usize = 0x00002000;
pub const SYSCTL_PPGPIO_P12: usize = 0x00001000;
pub const SYSCTL_PPGPIO_P11: usize = 0x00000800;
pub const SYSCTL_PPGPIO_P10: usize = 0x00000400;
pub const SYSCTL_PPGPIO_P9: usize = 0x00000200;
pub const SYSCTL_PPGPIO_P8: usize = 0x00000100;
pub const SYSCTL_PPGPIO_P7: usize = 0x00000080;
pub const SYSCTL_PPGPIO_P6: usize = 0x00000040;
pub const SYSCTL_PPGPIO_P5: usize = 0x00000020;
pub const SYSCTL_PPGPIO_P4: usize = 0x00000010;
pub const SYSCTL_PPGPIO_P3: usize = 0x00000008;
pub const SYSCTL_PPGPIO_P2: usize = 0x00000004;
pub const SYSCTL_PPGPIO_P1: usize = 0x00000002;
pub const SYSCTL_PPGPIO_P0: usize = 0x00000001;
pub const SYSCTL_PPDMA_P0: usize = 0x00000001;
pub const SYSCTL_PPHIB_P0: usize = 0x00000001;
pub const SYSCTL_PPUART_P7: usize = 0x00000080;
pub const SYSCTL_PPUART_P6: usize = 0x00000040;
pub const SYSCTL_PPUART_P5: usize = 0x00000020;
pub const SYSCTL_PPUART_P4: usize = 0x00000010;
pub const SYSCTL_PPUART_P3: usize = 0x00000008;
pub const SYSCTL_PPUART_P2: usize = 0x00000004;
pub const SYSCTL_PPUART_P1: usize = 0x00000002;
pub const SYSCTL_PPUART_P0: usize = 0x00000001;
pub const SYSCTL_PPSSI_P3: usize = 0x00000008;
pub const SYSCTL_PPSSI_P2: usize = 0x00000004;
pub const SYSCTL_PPSSI_P1: usize = 0x00000002;
pub const SYSCTL_PPSSI_P0: usize = 0x00000001;
pub const SYSCTL_PPI2C_P5: usize = 0x00000020;
pub const SYSCTL_PPI2C_P4: usize = 0x00000010;
pub const SYSCTL_PPI2C_P3: usize = 0x00000008;
pub const SYSCTL_PPI2C_P2: usize = 0x00000004;
pub const SYSCTL_PPI2C_P1: usize = 0x00000002;
pub const SYSCTL_PPI2C_P0: usize = 0x00000001;
pub const SYSCTL_PPUSB_P0: usize = 0x00000001;
pub const SYSCTL_PPCAN_P1: usize = 0x00000002;
pub const SYSCTL_PPCAN_P0: usize = 0x00000001;
pub const SYSCTL_PPADC_P1: usize = 0x00000002;
pub const SYSCTL_PPADC_P0: usize = 0x00000001;
pub const SYSCTL_PPACMP_P0: usize = 0x00000001;
pub const SYSCTL_PPPWM_P1: usize = 0x00000002;
pub const SYSCTL_PPPWM_P0: usize = 0x00000001;
pub const SYSCTL_PPQEI_P1: usize = 0x00000002;
pub const SYSCTL_PPQEI_P0: usize = 0x00000001;
pub const SYSCTL_PPEEPROM_P0: usize = 0x00000001;
pub const SYSCTL_PPWTIMER_P5: usize = 0x00000020;
pub const SYSCTL_PPWTIMER_P4: usize = 0x00000010;
pub const SYSCTL_PPWTIMER_P3: usize = 0x00000008;
pub const SYSCTL_PPWTIMER_P2: usize = 0x00000004;
pub const SYSCTL_PPWTIMER_P1: usize = 0x00000002;
pub const SYSCTL_PPWTIMER_P0: usize = 0x00000001;
pub const SYSCTL_SRWD_R1: usize = 0x00000002;
pub const SYSCTL_SRWD_R0: usize = 0x00000001;
pub const SYSCTL_SRTIMER_R5: usize = 0x00000020;
pub const SYSCTL_SRTIMER_R4: usize = 0x00000010;
pub const SYSCTL_SRTIMER_R3: usize = 0x00000008;
pub const SYSCTL_SRTIMER_R2: usize = 0x00000004;
pub const SYSCTL_SRTIMER_R1: usize = 0x00000002;
pub const SYSCTL_SRTIMER_R0: usize = 0x00000001;
pub const SYSCTL_SRGPIO_R14: usize = 0x00004000;
pub const SYSCTL_SRGPIO_R13: usize = 0x00002000;
pub const SYSCTL_SRGPIO_R12: usize = 0x00001000;
pub const SYSCTL_SRGPIO_R11: usize = 0x00000800;
pub const SYSCTL_SRGPIO_R10: usize = 0x00000400;
pub const SYSCTL_SRGPIO_R9: usize = 0x00000200;
pub const SYSCTL_SRGPIO_R8: usize = 0x00000100;
pub const SYSCTL_SRGPIO_R7: usize = 0x00000080;
pub const SYSCTL_SRGPIO_R6: usize = 0x00000040;
pub const SYSCTL_SRGPIO_R5: usize = 0x00000020;
pub const SYSCTL_SRGPIO_R4: usize = 0x00000010;
pub const SYSCTL_SRGPIO_R3: usize = 0x00000008;
pub const SYSCTL_SRGPIO_R2: usize = 0x00000004;
pub const SYSCTL_SRGPIO_R1: usize = 0x00000002;
pub const SYSCTL_SRGPIO_R0: usize = 0x00000001;
pub const SYSCTL_SRDMA_R0: usize = 0x00000001;
pub const SYSCTL_SRHIB_R0: usize = 0x00000001;
pub const SYSCTL_SRUART_R7: usize = 0x00000080;
pub const SYSCTL_SRUART_R6: usize = 0x00000040;
pub const SYSCTL_SRUART_R5: usize = 0x00000020;
pub const SYSCTL_SRUART_R4: usize = 0x00000010;
pub const SYSCTL_SRUART_R3: usize = 0x00000008;
pub const SYSCTL_SRUART_R2: usize = 0x00000004;
pub const SYSCTL_SRUART_R1: usize = 0x00000002;
pub const SYSCTL_SRUART_R0: usize = 0x00000001;
pub const SYSCTL_SRSSI_R3: usize = 0x00000008;
pub const SYSCTL_SRSSI_R2: usize = 0x00000004;
pub const SYSCTL_SRSSI_R1: usize = 0x00000002;
pub const SYSCTL_SRSSI_R0: usize = 0x00000001;
pub const SYSCTL_SRI2C_R5: usize = 0x00000020;
pub const SYSCTL_SRI2C_R4: usize = 0x00000010;
pub const SYSCTL_SRI2C_R3: usize = 0x00000008;
pub const SYSCTL_SRI2C_R2: usize = 0x00000004;
pub const SYSCTL_SRI2C_R1: usize = 0x00000002;
pub const SYSCTL_SRI2C_R0: usize = 0x00000001;
pub const SYSCTL_SRUSB_R0: usize = 0x00000001;
pub const SYSCTL_SRCAN_R1: usize = 0x00000002;
pub const SYSCTL_SRCAN_R0: usize = 0x00000001;
pub const SYSCTL_SRADC_R1: usize = 0x00000002;
pub const SYSCTL_SRADC_R0: usize = 0x00000001;
pub const SYSCTL_SRACMP_R0: usize = 0x00000001;
pub const SYSCTL_SREEPROM_R0: usize = 0x00000001;
pub const SYSCTL_SRWTIMER_R5: usize = 0x00000020;
pub const SYSCTL_SRWTIMER_R4: usize = 0x00000010;
pub const SYSCTL_SRWTIMER_R3: usize = 0x00000008;
pub const SYSCTL_SRWTIMER_R2: usize = 0x00000004;
pub const SYSCTL_SRWTIMER_R1: usize = 0x00000002;
pub const SYSCTL_SRWTIMER_R0: usize = 0x00000001;
pub const SYSCTL_RCGCWD_R1: usize = 0x00000002;
pub const SYSCTL_RCGCWD_R0: usize = 0x00000001;
pub const SYSCTL_RCGCTIMER_R5: usize = 0x00000020;
pub const SYSCTL_RCGCTIMER_R4: usize = 0x00000010;
pub const SYSCTL_RCGCTIMER_R3: usize = 0x00000008;
pub const SYSCTL_RCGCTIMER_R2: usize = 0x00000004;
pub const SYSCTL_RCGCTIMER_R1: usize = 0x00000002;
pub const SYSCTL_RCGCTIMER_R0: usize = 0x00000001;
pub const SYSCTL_RCGCGPIO_R14: usize = 0x00004000;
pub const SYSCTL_RCGCGPIO_R13: usize = 0x00002000;
pub const SYSCTL_RCGCGPIO_R12: usize = 0x00001000;
pub const SYSCTL_RCGCGPIO_R11: usize = 0x00000800;
pub const SYSCTL_RCGCGPIO_R10: usize = 0x00000400;
pub const SYSCTL_RCGCGPIO_R9: usize = 0x00000200;
pub const SYSCTL_RCGCGPIO_R8: usize = 0x00000100;
pub const SYSCTL_RCGCGPIO_R7: usize = 0x00000080;
pub const SYSCTL_RCGCGPIO_R6: usize = 0x00000040;
pub const SYSCTL_RCGCGPIO_R5: usize = 0x00000020;
pub const SYSCTL_RCGCGPIO_R4: usize = 0x00000010;
pub const SYSCTL_RCGCGPIO_R3: usize = 0x00000008;
pub const SYSCTL_RCGCGPIO_R2: usize = 0x00000004;
pub const SYSCTL_RCGCGPIO_R1: usize = 0x00000002;
pub const SYSCTL_RCGCGPIO_R0: usize = 0x00000001;
pub const SYSCTL_RCGCDMA_R0: usize = 0x00000001;
pub const SYSCTL_RCGCHIB_R0: usize = 0x00000001;
pub const SYSCTL_RCGCUART_R7: usize = 0x00000080;
pub const SYSCTL_RCGCUART_R6: usize = 0x00000040;
pub const SYSCTL_RCGCUART_R5: usize = 0x00000020;
pub const SYSCTL_RCGCUART_R4: usize = 0x00000010;
pub const SYSCTL_RCGCUART_R3: usize = 0x00000008;
pub const SYSCTL_RCGCUART_R2: usize = 0x00000004;
pub const SYSCTL_RCGCUART_R1: usize = 0x00000002;
pub const SYSCTL_RCGCUART_R0: usize = 0x00000001;
pub const SYSCTL_RCGCSSI_R3: usize = 0x00000008;
pub const SYSCTL_RCGCSSI_R2: usize = 0x00000004;
pub const SYSCTL_RCGCSSI_R1: usize = 0x00000002;
pub const SYSCTL_RCGCSSI_R0: usize = 0x00000001;
pub const SYSCTL_RCGCI2C_R5: usize = 0x00000020;
pub const SYSCTL_RCGCI2C_R4: usize = 0x00000010;
pub const SYSCTL_RCGCI2C_R3: usize = 0x00000008;
pub const SYSCTL_RCGCI2C_R2: usize = 0x00000004;
pub const SYSCTL_RCGCI2C_R1: usize = 0x00000002;
pub const SYSCTL_RCGCI2C_R0: usize = 0x00000001;
pub const SYSCTL_RCGCUSB_R0: usize = 0x00000001;
pub const SYSCTL_RCGCCAN_R1: usize = 0x00000002;
pub const SYSCTL_RCGCCAN_R0: usize = 0x00000001;
pub const SYSCTL_RCGCADC_R1: usize = 0x00000002;
pub const SYSCTL_RCGCADC_R0: usize = 0x00000001;
pub const SYSCTL_RCGCACMP_R0: usize = 0x00000001;
pub const SYSCTL_RCGCEEPROM_R0: usize = 0x00000001;
pub const SYSCTL_RCGCWTIMER_R5: usize = 0x00000020;
pub const SYSCTL_RCGCWTIMER_R4: usize = 0x00000010;
pub const SYSCTL_RCGCWTIMER_R3: usize = 0x00000008;
pub const SYSCTL_RCGCWTIMER_R2: usize = 0x00000004;
pub const SYSCTL_RCGCWTIMER_R1: usize = 0x00000002;
pub const SYSCTL_RCGCWTIMER_R0: usize = 0x00000001;
pub const SYSCTL_SCGCWD_S1: usize = 0x00000002;
pub const SYSCTL_SCGCWD_S0: usize = 0x00000001;
pub const SYSCTL_SCGCTIMER_S5: usize = 0x00000020;
pub const SYSCTL_SCGCTIMER_S4: usize = 0x00000010;
pub const SYSCTL_SCGCTIMER_S3: usize = 0x00000008;
pub const SYSCTL_SCGCTIMER_S2: usize = 0x00000004;
pub const SYSCTL_SCGCTIMER_S1: usize = 0x00000002;
pub const SYSCTL_SCGCTIMER_S0: usize = 0x00000001;
pub const SYSCTL_SCGCGPIO_S14: usize = 0x00004000;
pub const SYSCTL_SCGCGPIO_S13: usize = 0x00002000;
pub const SYSCTL_SCGCGPIO_S12: usize = 0x00001000;
pub const SYSCTL_SCGCGPIO_S11: usize = 0x00000800;
pub const SYSCTL_SCGCGPIO_S10: usize = 0x00000400;
pub const SYSCTL_SCGCGPIO_S9: usize = 0x00000200;
pub const SYSCTL_SCGCGPIO_S8: usize = 0x00000100;
pub const SYSCTL_SCGCGPIO_S7: usize = 0x00000080;
pub const SYSCTL_SCGCGPIO_S6: usize = 0x00000040;
pub const SYSCTL_SCGCGPIO_S5: usize = 0x00000020;
pub const SYSCTL_SCGCGPIO_S4: usize = 0x00000010;
pub const SYSCTL_SCGCGPIO_S3: usize = 0x00000008;
pub const SYSCTL_SCGCGPIO_S2: usize = 0x00000004;
pub const SYSCTL_SCGCGPIO_S1: usize = 0x00000002;
pub const SYSCTL_SCGCGPIO_S0: usize = 0x00000001;
pub const SYSCTL_SCGCDMA_S0: usize = 0x00000001;
pub const SYSCTL_SCGCHIB_S0: usize = 0x00000001;
pub const SYSCTL_SCGCUART_S7: usize = 0x00000080;
pub const SYSCTL_SCGCUART_S6: usize = 0x00000040;
pub const SYSCTL_SCGCUART_S5: usize = 0x00000020;
pub const SYSCTL_SCGCUART_S4: usize = 0x00000010;
pub const SYSCTL_SCGCUART_S3: usize = 0x00000008;
pub const SYSCTL_SCGCUART_S2: usize = 0x00000004;
pub const SYSCTL_SCGCUART_S1: usize = 0x00000002;
pub const SYSCTL_SCGCUART_S0: usize = 0x00000001;
pub const SYSCTL_SCGCSSI_S3: usize = 0x00000008;
pub const SYSCTL_SCGCSSI_S2: usize = 0x00000004;
pub const SYSCTL_SCGCSSI_S1: usize = 0x00000002;
pub const SYSCTL_SCGCSSI_S0: usize = 0x00000001;
pub const SYSCTL_SCGCI2C_S5: usize = 0x00000020;
pub const SYSCTL_SCGCI2C_S4: usize = 0x00000010;
pub const SYSCTL_SCGCI2C_S3: usize = 0x00000008;
pub const SYSCTL_SCGCI2C_S2: usize = 0x00000004;
pub const SYSCTL_SCGCI2C_S1: usize = 0x00000002;
pub const SYSCTL_SCGCI2C_S0: usize = 0x00000001;
pub const SYSCTL_SCGCUSB_S0: usize = 0x00000001;
pub const SYSCTL_SCGCCAN_S1: usize = 0x00000002;
pub const SYSCTL_SCGCCAN_S0: usize = 0x00000001;
pub const SYSCTL_SCGCADC_S1: usize = 0x00000002;
pub const SYSCTL_SCGCADC_S0: usize = 0x00000001;
pub const SYSCTL_SCGCACMP_S0: usize = 0x00000001;
pub const SYSCTL_SCGCEEPROM_S0: usize = 0x00000001;
pub const SYSCTL_SCGCWTIMER_S5: usize = 0x00000020;
pub const SYSCTL_SCGCWTIMER_S4: usize = 0x00000010;
pub const SYSCTL_SCGCWTIMER_S3: usize = 0x00000008;
pub const SYSCTL_SCGCWTIMER_S2: usize = 0x00000004;
pub const SYSCTL_SCGCWTIMER_S1: usize = 0x00000002;
pub const SYSCTL_SCGCWTIMER_S0: usize = 0x00000001;
pub const SYSCTL_DCGCWD_D1: usize = 0x00000002;
pub const SYSCTL_DCGCWD_D0: usize = 0x00000001;
pub const SYSCTL_DCGCTIMER_D5: usize = 0x00000020;
pub const SYSCTL_DCGCTIMER_D4: usize = 0x00000010;
pub const SYSCTL_DCGCTIMER_D3: usize = 0x00000008;
pub const SYSCTL_DCGCTIMER_D2: usize = 0x00000004;
pub const SYSCTL_DCGCTIMER_D1: usize = 0x00000002;
pub const SYSCTL_DCGCTIMER_D0: usize = 0x00000001;
pub const SYSCTL_DCGCGPIO_D14: usize = 0x00004000;
pub const SYSCTL_DCGCGPIO_D13: usize = 0x00002000;
pub const SYSCTL_DCGCGPIO_D12: usize = 0x00001000;
pub const SYSCTL_DCGCGPIO_D11: usize = 0x00000800;
pub const SYSCTL_DCGCGPIO_D10: usize = 0x00000400;
pub const SYSCTL_DCGCGPIO_D9: usize = 0x00000200;
pub const SYSCTL_DCGCGPIO_D8: usize = 0x00000100;
pub const SYSCTL_DCGCGPIO_D7: usize = 0x00000080;
pub const SYSCTL_DCGCGPIO_D6: usize = 0x00000040;
pub const SYSCTL_DCGCGPIO_D5: usize = 0x00000020;
pub const SYSCTL_DCGCGPIO_D4: usize = 0x00000010;
pub const SYSCTL_DCGCGPIO_D3: usize = 0x00000008;
pub const SYSCTL_DCGCGPIO_D2: usize = 0x00000004;
pub const SYSCTL_DCGCGPIO_D1: usize = 0x00000002;
pub const SYSCTL_DCGCGPIO_D0: usize = 0x00000001;
pub const SYSCTL_DCGCDMA_D0: usize = 0x00000001;
pub const SYSCTL_DCGCHIB_D0: usize = 0x00000001;
pub const SYSCTL_DCGCUART_D7: usize = 0x00000080;
pub const SYSCTL_DCGCUART_D6: usize = 0x00000040;
pub const SYSCTL_DCGCUART_D5: usize = 0x00000020;
pub const SYSCTL_DCGCUART_D4: usize = 0x00000010;
pub const SYSCTL_DCGCUART_D3: usize = 0x00000008;
pub const SYSCTL_DCGCUART_D2: usize = 0x00000004;
pub const SYSCTL_DCGCUART_D1: usize = 0x00000002;
pub const SYSCTL_DCGCUART_D0: usize = 0x00000001;
pub const SYSCTL_DCGCSSI_D3: usize = 0x00000008;
pub const SYSCTL_DCGCSSI_D2: usize = 0x00000004;
pub const SYSCTL_DCGCSSI_D1: usize = 0x00000002;
pub const SYSCTL_DCGCSSI_D0: usize = 0x00000001;
pub const SYSCTL_DCGCI2C_D5: usize = 0x00000020;
pub const SYSCTL_DCGCI2C_D4: usize = 0x00000010;
pub const SYSCTL_DCGCI2C_D3: usize = 0x00000008;
pub const SYSCTL_DCGCI2C_D2: usize = 0x00000004;
pub const SYSCTL_DCGCI2C_D1: usize = 0x00000002;
pub const SYSCTL_DCGCI2C_D0: usize = 0x00000001;
pub const SYSCTL_DCGCUSB_D0: usize = 0x00000001;
pub const SYSCTL_DCGCCAN_D1: usize = 0x00000002;
pub const SYSCTL_DCGCCAN_D0: usize = 0x00000001;
pub const SYSCTL_DCGCADC_D1: usize = 0x00000002;
pub const SYSCTL_DCGCADC_D0: usize = 0x00000001;
pub const SYSCTL_DCGCACMP_D0: usize = 0x00000001;
pub const SYSCTL_DCGCEEPROM_D0: usize = 0x00000001;
pub const SYSCTL_DCGCWTIMER_D5: usize = 0x00000020;
pub const SYSCTL_DCGCWTIMER_D4: usize = 0x00000010;
pub const SYSCTL_DCGCWTIMER_D3: usize = 0x00000008;
pub const SYSCTL_DCGCWTIMER_D2: usize = 0x00000004;
pub const SYSCTL_DCGCWTIMER_D1: usize = 0x00000002;
pub const SYSCTL_DCGCWTIMER_D0: usize = 0x00000001;
pub const SYSCTL_PCWD_P1: usize = 0x00000002;
pub const SYSCTL_PCWD_P0: usize = 0x00000001;
pub const SYSCTL_PCTIMER_P5: usize = 0x00000020;
pub const SYSCTL_PCTIMER_P4: usize = 0x00000010;
pub const SYSCTL_PCTIMER_P3: usize = 0x00000008;
pub const SYSCTL_PCTIMER_P2: usize = 0x00000004;
pub const SYSCTL_PCTIMER_P1: usize = 0x00000002;
pub const SYSCTL_PCTIMER_P0: usize = 0x00000001;
pub const SYSCTL_PCGPIO_P14: usize = 0x00004000;
pub const SYSCTL_PCGPIO_P13: usize = 0x00002000;
pub const SYSCTL_PCGPIO_P12: usize = 0x00001000;
pub const SYSCTL_PCGPIO_P11: usize = 0x00000800;
pub const SYSCTL_PCGPIO_P10: usize = 0x00000400;
pub const SYSCTL_PCGPIO_P9: usize = 0x00000200;
pub const SYSCTL_PCGPIO_P8: usize = 0x00000100;
pub const SYSCTL_PCGPIO_P7: usize = 0x00000080;
pub const SYSCTL_PCGPIO_P6: usize = 0x00000040;
pub const SYSCTL_PCGPIO_P5: usize = 0x00000020;
pub const SYSCTL_PCGPIO_P4: usize = 0x00000010;
pub const SYSCTL_PCGPIO_P3: usize = 0x00000008;
pub const SYSCTL_PCGPIO_P2: usize = 0x00000004;
pub const SYSCTL_PCGPIO_P1: usize = 0x00000002;
pub const SYSCTL_PCGPIO_P0: usize = 0x00000001;
pub const SYSCTL_PCDMA_P0: usize = 0x00000001;
pub const SYSCTL_PCHIB_P0: usize = 0x00000001;
pub const SYSCTL_PCUART_P7: usize = 0x00000080;
pub const SYSCTL_PCUART_P6: usize = 0x00000040;
pub const SYSCTL_PCUART_P5: usize = 0x00000020;
pub const SYSCTL_PCUART_P4: usize = 0x00000010;
pub const SYSCTL_PCUART_P3: usize = 0x00000008;
pub const SYSCTL_PCUART_P2: usize = 0x00000004;
pub const SYSCTL_PCUART_P1: usize = 0x00000002;
pub const SYSCTL_PCUART_P0: usize = 0x00000001;
pub const SYSCTL_PCSSI_P3: usize = 0x00000008;
pub const SYSCTL_PCSSI_P2: usize = 0x00000004;
pub const SYSCTL_PCSSI_P1: usize = 0x00000002;
pub const SYSCTL_PCSSI_P0: usize = 0x00000001;
pub const SYSCTL_PCI2C_P5: usize = 0x00000020;
pub const SYSCTL_PCI2C_P4: usize = 0x00000010;
pub const SYSCTL_PCI2C_P3: usize = 0x00000008;
pub const SYSCTL_PCI2C_P2: usize = 0x00000004;
pub const SYSCTL_PCI2C_P1: usize = 0x00000002;
pub const SYSCTL_PCI2C_P0: usize = 0x00000001;
pub const SYSCTL_PCUSB_P0: usize = 0x00000001;
pub const SYSCTL_PCCAN_P1: usize = 0x00000002;
pub const SYSCTL_PCCAN_P0: usize = 0x00000001;
pub const SYSCTL_PCADC_P1: usize = 0x00000002;
pub const SYSCTL_PCADC_P0: usize = 0x00000001;
pub const SYSCTL_PCACMP_P0: usize = 0x00000001;
pub const SYSCTL_PCEEPROM_P0: usize = 0x00000001;
pub const SYSCTL_PCWTIMER_P5: usize = 0x00000020;
pub const SYSCTL_PCWTIMER_P4: usize = 0x00000010;
pub const SYSCTL_PCWTIMER_P3: usize = 0x00000008;
pub const SYSCTL_PCWTIMER_P2: usize = 0x00000004;
pub const SYSCTL_PCWTIMER_P1: usize = 0x00000002;
pub const SYSCTL_PCWTIMER_P0: usize = 0x00000001;
pub const SYSCTL_PRWD_R1: usize = 0x00000002;
pub const SYSCTL_PRWD_R0: usize = 0x00000001;
pub const SYSCTL_PRTIMER_R5: usize = 0x00000020;
pub const SYSCTL_PRTIMER_R4: usize = 0x00000010;
pub const SYSCTL_PRTIMER_R3: usize = 0x00000008;
pub const SYSCTL_PRTIMER_R2: usize = 0x00000004;
pub const SYSCTL_PRTIMER_R1: usize = 0x00000002;
pub const SYSCTL_PRTIMER_R0: usize = 0x00000001;
pub const SYSCTL_PRGPIO_R14: usize = 0x00004000;
pub const SYSCTL_PRGPIO_R13: usize = 0x00002000;
pub const SYSCTL_PRGPIO_R12: usize = 0x00001000;
pub const SYSCTL_PRGPIO_R11: usize = 0x00000800;
pub const SYSCTL_PRGPIO_R10: usize = 0x00000400;
pub const SYSCTL_PRGPIO_R9: usize = 0x00000200;
pub const SYSCTL_PRGPIO_R8: usize = 0x00000100;
pub const SYSCTL_PRGPIO_R7: usize = 0x00000080;
pub const SYSCTL_PRGPIO_R6: usize = 0x00000040;
pub const SYSCTL_PRGPIO_R5: usize = 0x00000020;
pub const SYSCTL_PRGPIO_R4: usize = 0x00000010;
pub const SYSCTL_PRGPIO_R3: usize = 0x00000008;
pub const SYSCTL_PRGPIO_R2: usize = 0x00000004;
pub const SYSCTL_PRGPIO_R1: usize = 0x00000002;
pub const SYSCTL_PRGPIO_R0: usize = 0x00000001;
pub const SYSCTL_PRDMA_R0: usize = 0x00000001;
pub const SYSCTL_PRHIB_R0: usize = 0x00000001;
pub const SYSCTL_PRUART_R7: usize = 0x00000080;
pub const SYSCTL_PRUART_R6: usize = 0x00000040;
pub const SYSCTL_PRUART_R5: usize = 0x00000020;
pub const SYSCTL_PRUART_R4: usize = 0x00000010;
pub const SYSCTL_PRUART_R3: usize = 0x00000008;
pub const SYSCTL_PRUART_R2: usize = 0x00000004;
pub const SYSCTL_PRUART_R1: usize = 0x00000002;
pub const SYSCTL_PRUART_R0: usize = 0x00000001;
pub const SYSCTL_PRSSI_R3: usize = 0x00000008;
pub const SYSCTL_PRSSI_R2: usize = 0x00000004;
pub const SYSCTL_PRSSI_R1: usize = 0x00000002;
pub const SYSCTL_PRSSI_R0: usize = 0x00000001;
pub const SYSCTL_PRI2C_R5: usize = 0x00000020;
pub const SYSCTL_PRI2C_R4: usize = 0x00000010;
pub const SYSCTL_PRI2C_R3: usize = 0x00000008;
pub const SYSCTL_PRI2C_R2: usize = 0x00000004;
pub const SYSCTL_PRI2C_R1: usize = 0x00000002;
pub const SYSCTL_PRI2C_R0: usize = 0x00000001;
pub const SYSCTL_PRUSB_R0: usize = 0x00000001;
pub const SYSCTL_PRCAN_R1: usize = 0x00000002;
pub const SYSCTL_PRCAN_R0: usize = 0x00000001;
pub const SYSCTL_PRADC_R1: usize = 0x00000002;
pub const SYSCTL_PRADC_R0: usize = 0x00000001;
pub const SYSCTL_PRACMP_R0: usize = 0x00000001;
pub const SYSCTL_PREEPROM_R0: usize = 0x00000001;
pub const SYSCTL_PRWTIMER_R5: usize = 0x00000020;
pub const SYSCTL_PRWTIMER_R4: usize = 0x00000010;
pub const SYSCTL_PRWTIMER_R3: usize = 0x00000008;
pub const SYSCTL_PRWTIMER_R2: usize = 0x00000004;
pub const SYSCTL_PRWTIMER_R1: usize = 0x00000002;
pub const SYSCTL_PRWTIMER_R0: usize = 0x00000001;
pub const UDMA_STAT_DMACHANS_M: usize = 0x001F0000;
pub const UDMA_STAT_STATE_M: usize = 0x000000F0;
pub const UDMA_STAT_STATE_IDLE: usize = 0x00000000;
pub const UDMA_STAT_STATE_RD_CTRL: usize = 0x00000010;
pub const UDMA_STAT_STATE_RD_SRCENDP: usize = 0x00000020;
pub const UDMA_STAT_STATE_RD_DSTENDP: usize = 0x00000030;
pub const UDMA_STAT_STATE_RD_SRCDAT: usize = 0x00000040;
pub const UDMA_STAT_STATE_WR_DSTDAT: usize = 0x00000050;
pub const UDMA_STAT_STATE_WAIT: usize = 0x00000060;
pub const UDMA_STAT_STATE_WR_CTRL: usize = 0x00000070;
pub const UDMA_STAT_STATE_STALL: usize = 0x00000080;
pub const UDMA_STAT_STATE_DONE: usize = 0x00000090;
pub const UDMA_STAT_STATE_UNDEF: usize = 0x000000A0;
pub const UDMA_STAT_MASTEN: usize = 0x00000001;
pub const UDMA_STAT_DMACHANS_S: usize = 16;
pub const UDMA_CFG_MASTEN: usize = 0x00000001;
pub const UDMA_CTLBASE_ADDR_M: usize = 0xFFFFFC00;
pub const UDMA_CTLBASE_ADDR_S: usize = 10;
pub const UDMA_ALTBASE_ADDR_M: usize = 0xFFFFFFFF;
pub const UDMA_ALTBASE_ADDR_S: usize = 0;
pub const UDMA_WAITSTAT_WAITREQ_M: usize = 0xFFFFFFFF;
pub const UDMA_SWREQ_M: usize = 0xFFFFFFFF;
pub const UDMA_USEBURSTSET_SET_M: usize = 0xFFFFFFFF;
pub const UDMA_USEBURSTCLR_CLR_M: usize = 0xFFFFFFFF;
pub const UDMA_REQMASKSET_SET_M: usize = 0xFFFFFFFF;
pub const UDMA_REQMASKCLR_CLR_M: usize = 0xFFFFFFFF;
pub const UDMA_ENASET_SET_M: usize = 0xFFFFFFFF;
pub const UDMA_ENACLR_CLR_M: usize = 0xFFFFFFFF;
pub const UDMA_ALTSET_SET_M: usize = 0xFFFFFFFF;
pub const UDMA_ALTCLR_CLR_M: usize = 0xFFFFFFFF;
pub const UDMA_PRIOSET_SET_M: usize = 0xFFFFFFFF;
pub const UDMA_PRIOCLR_CLR_M: usize = 0xFFFFFFFF;
pub const UDMA_ERRCLR_ERRCLR: usize = 0x00000001;
pub const UDMA_CHASGN_M: usize = 0xFFFFFFFF;
pub const UDMA_CHASGN_PRIMARY: usize = 0x00000000;
pub const UDMA_CHASGN_SECONDARY: usize = 0x00000001;
pub const UDMA_CHIS_M: usize = 0xFFFFFFFF;
pub const UDMA_CHMAP0_CH7SEL_M: usize = 0xF0000000;
pub const UDMA_CHMAP0_CH6SEL_M: usize = 0x0F000000;
pub const UDMA_CHMAP0_CH5SEL_M: usize = 0x00F00000;
pub const UDMA_CHMAP0_CH4SEL_M: usize = 0x000F0000;
pub const UDMA_CHMAP0_CH3SEL_M: usize = 0x0000F000;
pub const UDMA_CHMAP0_CH2SEL_M: usize = 0x00000F00;
pub const UDMA_CHMAP0_CH1SEL_M: usize = 0x000000F0;
pub const UDMA_CHMAP0_CH0SEL_M: usize = 0x0000000F;
pub const UDMA_CHMAP0_CH7SEL_S: usize = 28;
pub const UDMA_CHMAP0_CH6SEL_S: usize = 24;
pub const UDMA_CHMAP0_CH5SEL_S: usize = 20;
pub const UDMA_CHMAP0_CH4SEL_S: usize = 16;
pub const UDMA_CHMAP0_CH3SEL_S: usize = 12;
pub const UDMA_CHMAP0_CH2SEL_S: usize = 8;
pub const UDMA_CHMAP0_CH1SEL_S: usize = 4;
pub const UDMA_CHMAP0_CH0SEL_S: usize = 0;
pub const UDMA_CHMAP1_CH15SEL_M: usize = 0xF0000000;
pub const UDMA_CHMAP1_CH14SEL_M: usize = 0x0F000000;
pub const UDMA_CHMAP1_CH13SEL_M: usize = 0x00F00000;
pub const UDMA_CHMAP1_CH12SEL_M: usize = 0x000F0000;
pub const UDMA_CHMAP1_CH11SEL_M: usize = 0x0000F000;
pub const UDMA_CHMAP1_CH10SEL_M: usize = 0x00000F00;
pub const UDMA_CHMAP1_CH9SEL_M: usize = 0x000000F0;
pub const UDMA_CHMAP1_CH8SEL_M: usize = 0x0000000F;
pub const UDMA_CHMAP1_CH15SEL_S: usize = 28;
pub const UDMA_CHMAP1_CH14SEL_S: usize = 24;
pub const UDMA_CHMAP1_CH13SEL_S: usize = 20;
pub const UDMA_CHMAP1_CH12SEL_S: usize = 16;
pub const UDMA_CHMAP1_CH11SEL_S: usize = 12;
pub const UDMA_CHMAP1_CH10SEL_S: usize = 8;
pub const UDMA_CHMAP1_CH9SEL_S: usize = 4;
pub const UDMA_CHMAP1_CH8SEL_S: usize = 0;
pub const UDMA_CHMAP2_CH23SEL_M: usize = 0xF0000000;
pub const UDMA_CHMAP2_CH22SEL_M: usize = 0x0F000000;
pub const UDMA_CHMAP2_CH21SEL_M: usize = 0x00F00000;
pub const UDMA_CHMAP2_CH20SEL_M: usize = 0x000F0000;
pub const UDMA_CHMAP2_CH19SEL_M: usize = 0x0000F000;
pub const UDMA_CHMAP2_CH18SEL_M: usize = 0x00000F00;
pub const UDMA_CHMAP2_CH17SEL_M: usize = 0x000000F0;
pub const UDMA_CHMAP2_CH16SEL_M: usize = 0x0000000F;
pub const UDMA_CHMAP2_CH23SEL_S: usize = 28;
pub const UDMA_CHMAP2_CH22SEL_S: usize = 24;
pub const UDMA_CHMAP2_CH21SEL_S: usize = 20;
pub const UDMA_CHMAP2_CH20SEL_S: usize = 16;
pub const UDMA_CHMAP2_CH19SEL_S: usize = 12;
pub const UDMA_CHMAP2_CH18SEL_S: usize = 8;
pub const UDMA_CHMAP2_CH17SEL_S: usize = 4;
pub const UDMA_CHMAP2_CH16SEL_S: usize = 0;
pub const UDMA_CHMAP3_CH31SEL_M: usize = 0xF0000000;
pub const UDMA_CHMAP3_CH30SEL_M: usize = 0x0F000000;
pub const UDMA_CHMAP3_CH29SEL_M: usize = 0x00F00000;
pub const UDMA_CHMAP3_CH28SEL_M: usize = 0x000F0000;
pub const UDMA_CHMAP3_CH27SEL_M: usize = 0x0000F000;
pub const UDMA_CHMAP3_CH26SEL_M: usize = 0x00000F00;
pub const UDMA_CHMAP3_CH25SEL_M: usize = 0x000000F0;
pub const UDMA_CHMAP3_CH24SEL_M: usize = 0x0000000F;
pub const UDMA_CHMAP3_CH31SEL_S: usize = 28;
pub const UDMA_CHMAP3_CH30SEL_S: usize = 24;
pub const UDMA_CHMAP3_CH29SEL_S: usize = 20;
pub const UDMA_CHMAP3_CH28SEL_S: usize = 16;
pub const UDMA_CHMAP3_CH27SEL_S: usize = 12;
pub const UDMA_CHMAP3_CH26SEL_S: usize = 8;
pub const UDMA_CHMAP3_CH25SEL_S: usize = 4;
pub const UDMA_CHMAP3_CH24SEL_S: usize = 0;
pub const UDMA_SRCENDP_ADDR_M: usize = 0xFFFFFFFF;
pub const UDMA_SRCENDP_ADDR_S: usize = 0;
pub const UDMA_DSTENDP_ADDR_M: usize = 0xFFFFFFFF;
pub const UDMA_DSTENDP_ADDR_S: usize = 0;
pub const UDMA_CHCTL_DSTINC_M: usize = 0xC0000000;
pub const UDMA_CHCTL_DSTINC_8: usize = 0x00000000;
pub const UDMA_CHCTL_DSTINC_16: usize = 0x40000000;
pub const UDMA_CHCTL_DSTINC_32: usize = 0x80000000;
pub const UDMA_CHCTL_DSTINC_NONE: usize = 0xC0000000;
pub const UDMA_CHCTL_DSTSIZE_M: usize = 0x30000000;
pub const UDMA_CHCTL_DSTSIZE_8: usize = 0x00000000;
pub const UDMA_CHCTL_DSTSIZE_16: usize = 0x10000000;
pub const UDMA_CHCTL_DSTSIZE_32: usize = 0x20000000;
pub const UDMA_CHCTL_SRCINC_M: usize = 0x0C000000;
pub const UDMA_CHCTL_SRCINC_8: usize = 0x00000000;
pub const UDMA_CHCTL_SRCINC_16: usize = 0x04000000;
pub const UDMA_CHCTL_SRCINC_32: usize = 0x08000000;
pub const UDMA_CHCTL_SRCINC_NONE: usize = 0x0C000000;
pub const UDMA_CHCTL_SRCSIZE_M: usize = 0x03000000;
pub const UDMA_CHCTL_SRCSIZE_8: usize = 0x00000000;
pub const UDMA_CHCTL_SRCSIZE_16: usize = 0x01000000;
pub const UDMA_CHCTL_SRCSIZE_32: usize = 0x02000000;
pub const UDMA_CHCTL_ARBSIZE_M: usize = 0x0003C000;
pub const UDMA_CHCTL_ARBSIZE_1: usize = 0x00000000;
pub const UDMA_CHCTL_ARBSIZE_2: usize = 0x00004000;
pub const UDMA_CHCTL_ARBSIZE_4: usize = 0x00008000;
pub const UDMA_CHCTL_ARBSIZE_8: usize = 0x0000C000;
pub const UDMA_CHCTL_ARBSIZE_16: usize = 0x00010000;
pub const UDMA_CHCTL_ARBSIZE_32: usize = 0x00014000;
pub const UDMA_CHCTL_ARBSIZE_64: usize = 0x00018000;
pub const UDMA_CHCTL_ARBSIZE_128: usize = 0x0001C000;
pub const UDMA_CHCTL_ARBSIZE_256: usize = 0x00020000;
pub const UDMA_CHCTL_ARBSIZE_512: usize = 0x00024000;
pub const UDMA_CHCTL_ARBSIZE_1024: usize = 0x00028000;
pub const UDMA_CHCTL_XFERSIZE_M: usize = 0x00003FF0;
pub const UDMA_CHCTL_NXTUSEBURST: usize = 0x00000008;
pub const UDMA_CHCTL_XFERMODE_M: usize = 0x00000007;
pub const UDMA_CHCTL_XFERMODE_STOP: usize = 0x00000000;
pub const UDMA_CHCTL_XFERMODE_BASIC: usize = 0x00000001;
pub const UDMA_CHCTL_XFERMODE_AUTO: usize = 0x00000002;
pub const UDMA_CHCTL_XFERMODE_PINGPONG: usize = 0x00000003;
pub const UDMA_CHCTL_XFERMODE_MEM_SG: usize = 0x00000004;
pub const UDMA_CHCTL_XFERMODE_MEM_SGA: usize = 0x00000005;
pub const UDMA_CHCTL_XFERMODE_PER_SG: usize = 0x00000006;
pub const UDMA_CHCTL_XFERMODE_PER_SGA: usize = 0x00000007;
pub const UDMA_CHCTL_XFERSIZE_S: usize = 4;
#[repr(C, packed)]
pub struct GpioRegisters {
pub data_mask: [RW<usize>; 255],
pub data: RW<usize>,
pub dir: RW<usize>,
pub is: RW<usize>,
pub ibe: RW<usize>,
pub iev: RW<usize>,
pub im: RW<usize>,
pub ris: RO<usize>,
pub mis: RW<usize>,
pub icr: RW<usize>,
pub afsel: RW<usize>,
pub _padding: [usize; 55],
pub dr2r: RW<usize>,
pub dr4r: RW<usize>,
pub dr8r: RW<usize>,
pub odr: RW<usize>,
pub pur: RW<usize>,
pub pdr: RW<usize>,
pub slr: RW<usize>,
pub den: RW<usize>,
pub lock: RW<usize>,
pub cr: RW<usize>,
pub amsel: RW<usize>,
pub pctl: RW<usize>,
pub adcctl: RW<usize>,
pub dmactl: RW<usize>,
pub _padding2: [usize; 678],
pub periphid4: RW<usize>,
pub periphid5: RW<usize>,
pub periphid6: RW<usize>,
pub periphid7: RW<usize>,
pub periphid0: RW<usize>,
pub periphid1: RW<usize>,
pub periphid2: RW<usize>,
pub periphid3: RW<usize>,
pub pcelld0: RW<usize>,
pub pcelld1: RW<usize>,
pub pcelld2: RW<usize>,
pub pcelld3: RW<usize>,
}
#[repr(C, packed)]
pub struct UartRegisters {
pub data: RW<usize>,
pub rsr: RW<usize>,
pub _padding: [usize; 4],
pub rf: RW<usize>,
pub _padding2: usize,
pub ilpr: RW<usize>,
pub ibrd: RW<usize>,
pub fbrd: RW<usize>,
pub lcrh: RW<usize>,
pub ctl: RW<usize>,
pub ifls: RW<usize>,
pub im: RW<usize>,
pub ris: RW<usize>,
pub mis: RW<usize>,
pub icr: RW<usize>,
pub dmactl: RW<usize>,
}
#[repr(C, packed)]
pub struct TimerRegisters {
pub cfg: RW<usize>,
pub tamr: RW<usize>,
pub tbmr: RW<usize>,
pub ctl: RW<usize>,
pub sync: RW<usize>,
pub _pad: usize,
pub imr: RW<usize>,
pub ris: RW<usize>,
pub mis: RW<usize>,
pub icr: RW<usize>,
pub tailr: RW<usize>,
pub tbilr: RW<usize>,
pub tamatchr: RW<usize>,
pub tbmatchr: RW<usize>,
pub tapr: RW<usize>,
pub tbpr: RW<usize>,
pub tapmr: RW<usize>,
pub tbpmr: RW<usize>,
pub tar: RW<usize>,
pub tbr: RW<usize>,
pub tav: RW<usize>,
pub tbv: RW<usize>,
pub rtcpd: RW<usize>,
pub taps: RW<usize>,
pub tbps: RW<usize>,
pub tapv: RW<usize>,
pub tbpv: RW<usize>,
}