1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302
#[doc = r" Value read from the register"] pub struct R { bits: u8, } #[doc = r" Value to write to the register"] pub struct W { bits: u8, } impl super::CLK_RECOVER_IRC_EN { #[doc = r" Modifies the contents of the register"] #[inline] pub fn modify<F>(&self, f: F) where for<'w> F: FnOnce(&R, &'w mut W) -> &'w mut W, { let bits = self.register.get(); let r = R { bits: bits }; let mut w = W { bits: bits }; f(&r, &mut w); self.register.set(w.bits); } #[doc = r" Reads the contents of the register"] #[inline] pub fn read(&self) -> R { R { bits: self.register.get(), } } #[doc = r" Writes to the register"] #[inline] pub fn write<F>(&self, f: F) where F: FnOnce(&mut W) -> &mut W, { let mut w = W::reset_value(); f(&mut w); self.register.set(w.bits); } #[doc = r" Writes the reset value to the register"] #[inline] pub fn reset(&self) { self.write(|w| w) } } #[doc = "Possible values of the field `REG_EN`"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum REG_ENR { #[doc = "IRC48M local regulator is disabled"] _0, #[doc = "IRC48M local regulator is enabled (default)"] _1, } impl REG_ENR { #[doc = r" Returns `true` if the bit is clear (0)"] #[inline] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r" Returns `true` if the bit is set (1)"] #[inline] pub fn bit_is_set(&self) -> bool { self.bit() } #[doc = r" Value of the field as raw bits"] #[inline] pub fn bit(&self) -> bool { match *self { REG_ENR::_0 => false, REG_ENR::_1 => true, } } #[allow(missing_docs)] #[doc(hidden)] #[inline] pub fn _from(value: bool) -> REG_ENR { match value { false => REG_ENR::_0, true => REG_ENR::_1, } } #[doc = "Checks if the value of the field is `_0`"] #[inline] pub fn is_0(&self) -> bool { *self == REG_ENR::_0 } #[doc = "Checks if the value of the field is `_1`"] #[inline] pub fn is_1(&self) -> bool { *self == REG_ENR::_1 } } #[doc = "Possible values of the field `IRC_EN`"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum IRC_ENR { #[doc = "Disable the IRC48M module (default)"] _0, #[doc = "Enable the IRC48M module"] _1, } impl IRC_ENR { #[doc = r" Returns `true` if the bit is clear (0)"] #[inline] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r" Returns `true` if the bit is set (1)"] #[inline] pub fn bit_is_set(&self) -> bool { self.bit() } #[doc = r" Value of the field as raw bits"] #[inline] pub fn bit(&self) -> bool { match *self { IRC_ENR::_0 => false, IRC_ENR::_1 => true, } } #[allow(missing_docs)] #[doc(hidden)] #[inline] pub fn _from(value: bool) -> IRC_ENR { match value { false => IRC_ENR::_0, true => IRC_ENR::_1, } } #[doc = "Checks if the value of the field is `_0`"] #[inline] pub fn is_0(&self) -> bool { *self == IRC_ENR::_0 } #[doc = "Checks if the value of the field is `_1`"] #[inline] pub fn is_1(&self) -> bool { *self == IRC_ENR::_1 } } #[doc = "Values that can be written to the field `REG_EN`"] pub enum REG_ENW { #[doc = "IRC48M local regulator is disabled"] _0, #[doc = "IRC48M local regulator is enabled (default)"] _1, } impl REG_ENW { #[allow(missing_docs)] #[doc(hidden)] #[inline] pub fn _bits(&self) -> bool { match *self { REG_ENW::_0 => false, REG_ENW::_1 => true, } } } #[doc = r" Proxy"] pub struct _REG_ENW<'a> { w: &'a mut W, } impl<'a> _REG_ENW<'a> { #[doc = r" Writes `variant` to the field"] #[inline] pub fn variant(self, variant: REG_ENW) -> &'a mut W { { self.bit(variant._bits()) } } #[doc = "IRC48M local regulator is disabled"] #[inline] pub fn _0(self) -> &'a mut W { self.variant(REG_ENW::_0) } #[doc = "IRC48M local regulator is enabled (default)"] #[inline] pub fn _1(self) -> &'a mut W { self.variant(REG_ENW::_1) } #[doc = r" Sets the field bit"] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r" Clears the field bit"] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r" Writes raw bits to the field"] #[inline] pub fn bit(self, value: bool) -> &'a mut W { const MASK: bool = true; const OFFSET: u8 = 0; self.w.bits &= !((MASK as u8) << OFFSET); self.w.bits |= ((value & MASK) as u8) << OFFSET; self.w } } #[doc = "Values that can be written to the field `IRC_EN`"] pub enum IRC_ENW { #[doc = "Disable the IRC48M module (default)"] _0, #[doc = "Enable the IRC48M module"] _1, } impl IRC_ENW { #[allow(missing_docs)] #[doc(hidden)] #[inline] pub fn _bits(&self) -> bool { match *self { IRC_ENW::_0 => false, IRC_ENW::_1 => true, } } } #[doc = r" Proxy"] pub struct _IRC_ENW<'a> { w: &'a mut W, } impl<'a> _IRC_ENW<'a> { #[doc = r" Writes `variant` to the field"] #[inline] pub fn variant(self, variant: IRC_ENW) -> &'a mut W { { self.bit(variant._bits()) } } #[doc = "Disable the IRC48M module (default)"] #[inline] pub fn _0(self) -> &'a mut W { self.variant(IRC_ENW::_0) } #[doc = "Enable the IRC48M module"] #[inline] pub fn _1(self) -> &'a mut W { self.variant(IRC_ENW::_1) } #[doc = r" Sets the field bit"] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r" Clears the field bit"] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r" Writes raw bits to the field"] #[inline] pub fn bit(self, value: bool) -> &'a mut W { const MASK: bool = true; const OFFSET: u8 = 1; self.w.bits &= !((MASK as u8) << OFFSET); self.w.bits |= ((value & MASK) as u8) << OFFSET; self.w } } impl R { #[doc = r" Value of the register as raw bits"] #[inline] pub fn bits(&self) -> u8 { self.bits } #[doc = "Bit 0 - IRC48M regulator enable"] #[inline] pub fn reg_en(&self) -> REG_ENR { REG_ENR::_from({ const MASK: bool = true; const OFFSET: u8 = 0; ((self.bits >> OFFSET) & MASK as u8) != 0 }) } #[doc = "Bit 1 - IRC48M enable"] #[inline] pub fn irc_en(&self) -> IRC_ENR { IRC_ENR::_from({ const MASK: bool = true; const OFFSET: u8 = 1; ((self.bits >> OFFSET) & MASK as u8) != 0 }) } } impl W { #[doc = r" Reset value of the register"] #[inline] pub fn reset_value() -> W { W { bits: 1 } } #[doc = r" Writes raw bits to the register"] #[inline] pub unsafe fn bits(&mut self, bits: u8) -> &mut Self { self.bits = bits; self } #[doc = "Bit 0 - IRC48M regulator enable"] #[inline] pub fn reg_en(&mut self) -> _REG_ENW { _REG_ENW { w: self } } #[doc = "Bit 1 - IRC48M enable"] #[inline] pub fn irc_en(&mut self) -> _IRC_ENW { _IRC_ENW { w: self } } }